SGS-THOMSON MICROELECTRONICS

TDA9102F

H/V PROCESSOR FOR TTL V.D.U

HORIZONTAL SECTION

- SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED
- SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME
- OSCILLATOR : FREQUENCY RANGE FROM 15kHz to 100kHz
- HORIZONTAL OUTPUT PULSE SHAPER AND SHIFTER
- PHASE COMPARATOR BETWEEN SYNCHRO AND OSCILLATOR (PLL1)
- PHASE COMPARATOR BETWEEN FLYBACK AND OSCILLATOR (PLL2)
- INTERNAL VOLTAGE REGULATOR
- DC COMPATIBLE CONTROLS FOR PHASE AND FREQUENCY
- HORIZONTAL OUTPUT DUTY CYCLE : 48%

VERTICAL SECTION

- SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED
- SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME
- OSCILLATOR : FREQUENCY RANGE FROM 30Hz to 120Hz
- RAMP GENERATOR WITH VARIABLE GAIN STAGE
- VERTICAL RAMP VOLTAGE REFERENCE
- INTERNAL VOLTAGE REGULATOR
- DC COMPATIBLE CONTROLS FOR FREQUENCY, AMPLITUDE AND LINEARITY

DESCRIPTION

The TDA9102F is a monolithic integrated circuit for horizontal and vertical sync processing in monochrome and color video displays driven by input TTL compatible signals.

The TDA9102F is supplied in a 20 pin dual in line package with pin 11 connected to ground and used for heatsinking.


POWERDIP20 (0.4)
(Plastic package)

ORDER CODES : TDA9102F

PIN CONNECTIONS

Substrate Ground	11	10 Horizontal Phase Adjust
Vertical Frequency Preset	12	9 Phase Comparator 2 Output
C13	13	8 Horizontal Flyback Input
Vertical TTL Input	14	7 Horizontal Output
Vertical Ramp Output	15	6 Horizontal Power Ground
Vertical Amplitude Adjust	16	5 C5
Vertical Linearity Adjust	17	4 Horizontal TTL Input
Linearity Output	18	3 Phase Comparator 1 Output
Vertical Reference Voltage	19	2 C2
V_S	20	1 R1

9102F-01.EPS

BLOCK DIAGRAM

SGS-THOMSON
MICROELECTRONICS

9102F-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Supply Voltage	18	V
V_{SYNC}	Sync Input Peak Voltage	$+ V_S$	V
I_{OH}	Output Sinking Peak Current (Pin 7 ; t < 3μs)	2	A
I_{15}	Output Current (Pin 15)	- 10	mA
I_{19}	Output Current (Pin 19)	- 10	mA
P_{tot}	Total power dissipation ● T_{amb} < 70°C ● T_{pin} < 90°C	1.4 1.5	W W
T_{stg} , T_j	Storage and Junction Temperature	- 40 to 150	°C

9102F-01.TBL

THERMAL DATA

Symbol	Parameter	Value	Unit
$R_{th(j-c)}$	Junction-case Thermal Resistance	40	°C/W
$R_{th(j-a)}$	Junction-ambient Thermal Resistance	55	°C/W

9102F-02.TBL

ELECTRICAL CHARACTERISTICS

(T_{amb} = 25°C, V_S = 12V, refer to the test circuits, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
HORIZONTAL SECTION						
V_S	Supply Voltage Range		10.5	12	15.5	V
I_S	Supply Current			40	70	mA
V_1	Voltage Reference at Pin 1	I_1 = 0.5mA	3.2	3.5	3.8	V
I_1	Current at Pin 1		- 1			mA
V_2	Voltage Swing at Pin 2		3.7	4	4.3	V_{PP}
K_0	Free Running Frequency Constant	f_o = 1/(K_0 x R1 x C2)	3.7	4	4.3	
$\lvert V_3 - V_1 \rvert$	Control Voltage Range	(See technical note 1)	1.6	2.5		V
$\lvert I_3 \rvert$	Peak Control Current			3		mA
K_3	Gain Phase Comparator φ1 K_3 = 2 x I_3 / 360			17		$\dfrac{\mu A}{degree}$
V_4	Sync Threshold Input (neg. edge)	● Sync high ● Sync low	2		8 0.8	V V
I_4	Current at Pin 4	● Input high ● Input low	- 10		10	μA μA
T_4	Input Pulse Duration T = 1/f_H	@ f_H = 27.64kHz	1		0.9T	μs
V_5	Monostable Threshold		5.6	6	6.4	V
t_5	Internal Pulse Width (t_5 = C5 x V_5 /I_5)	C5 = 220 pF (see technical note 2)		3.6		μs
t_7	Output Pulse Duration (low) - T = 1/f_H	f_H = 27kHz f_H = 70kHz	0.44T 0.41T	0.48T 0.45T	0.52T 0.49T	μs μs
V_7 sat	Output Saturation Voltage	I_7 = 600 mA		1.2	2.5	V
t_D	Permissible delay between output pulse leading edge and flyback pulse leading edge (for keeping a constant duty cycle) ; T = $\dfrac{1}{f_H}$	See technical note 4 @ f_H = 27kHz	0.48 T - t $_{FLY}$			s
I_{FLY}	Flyback Input Current at Pin 8	● Flyback On ● Flyback Off	0.7 -1		2	mA mA
V_8	Clamp voltage at Pin 8	● I_8 = 1mA ● I_8 = - 1mA	0.6		- 0.6	V V
I_8	Current for switching low the output pulse		0.7		2	mA
$\lvert I_9 \rvert$	Peak control current			0.9		mA

9102F-03.TBL

ELECTRICAL CHARACTERISTICS (continued)

(T_{amb} = 25°C, V_S = 12V, refer to the test circuits, unless otherwise specified)

| Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
\multicolumn{7}{l}{HORIZONTAL SECTION}
K_9	Phase sensitivity at Pin 9	(See technical note 3)		67.5		$\dfrac{degree}{V}$
V_{10}	Control voltage range		0.5		4.5	V
K_{10}	Phase control sensitivity at Pin 10		23	26	29	$\dfrac{degree}{V}$
HADJ	Horizontal phase adjustment for V_{10} varying from 0.5 to 4.5V (27.64kHz)	Zero degree phase: flyback centered on the middle of the pulse at Pin 5	- 45		+ 45	degree
K_1	Phase jitter constant $\left(\text{jitter} = \dfrac{K_1}{10^6 \cdot f_H}\right)$			100	150	ppm
K_2	Frequency drift versus supply voltage $K_2 = \dfrac{dF \cdot 10^6}{dV \cdot f_H}$	V_S = 10.5V to 15.5V			400	$\dfrac{ppm}{V}$
\multicolumn{7}{l}{VERTICAL SECTION}
V_{12}	Voltage reference at Pin 12		3.2	3.5	3.8	V
$\dfrac{I_{13}}{I_{12}}$	Current gain at Pin 13	I_{12} = 100µA (I_{12} max. = 200µA)	0.94	1	1.06	
V_{13}	Typical Vertical Sawtooth Amplitude (Pin 13) for Center Frequency	To be adjusted by I_{12}		4		V_{PP}
t_{FALL}	Discharge time at Pin 13	C_{18} = 0.22 µF, V_{13} = 4V_{PP}		10	22	µs
f_{VL}	Maximum Vertical Frequency	Vertical Sync Low $C_{Pin\ 13}$ = 220nF, $R_{Pin\ 12}$ = 58kΩ		84		Hz
f_{VH}	Minimum Vertical Frequency	Vertical Sync High $C_{Pin\ 13}$ = 220nF, $R_{Pin\ 12}$ = 58kΩ		56		Hz
K_{14}	Synchro window constant $t_s = \dfrac{K_{14}}{f_V}$	(See technical note 6)		0.333		
V_{14}	Sync input threshold (negative edge)	● Sync high ● Sync Low	2		8 0.8	V V
I_{14}	Current at Pin 14	● Input high ● Input Low V_{14} = 0.8V	- 10		10	µA µA
t_{14}	Input pulse duration $T = \dfrac{1}{f_V}$	@ f_V = 64.75Hz	10		0.5T	µs
V_{15}	Average value of voltage on Pin 15	V_{13} = 4V_{PP}, V_{16} = 2.5V		4		V
$|I_{15}|$	Output current at Pin 15				1	mA
K_{15}	Buffer gain constant at Pin 15 $V_{15PP} = K_{15} \cdot V_{13PP}$	V_{16} = 2.5V		0.95		
K_{16}	Buffer variable gain constant at Pin 15 : $K_{16} = \dfrac{\Delta V_{15PP}}{\Delta V_{16} \cdot V_{13PP}}$	2.5V < V_{16} < 4.5V 0.5V < V_{16} < 2.5V		0.1 0.1		V^{-1} V^{-1}
I_{16}	Input bias current at Pin 16	V_{16} = 0.5V	- 50			µA
I_{17}	Input bias current at Pin 17	V_{17} = 4.5V			50	µA
V_{18}	Average voltage at Pin 18 : $V_{18} = 2 + \dfrac{V_{18PP}}{2}$	V_{17} = 3.5V, R_{18} not connected		3		V
K_{18}	Linearity correction constant : $K_{18} = \dfrac{\Delta V_{18PP}}{\Delta V_{17}}$	V_{13PP} = 4V, 1.5V < V_{17} < 4.5V		1		
V_{19}	Voltage reference at Pin 19	(See technical note 5)	7.6	8	8.4	V
$|I_{19}|$	Current at Pin 19				2	mA

9102F-04.TBL

SGS-THOMSON MICROELECTRONICS

ELECTRICAL CHARACTERISTICS (continued)

(T_{amb} = 25°C, V_S = 12V, refer to the test circuits, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
VERTICAL SECTION						
K_{17}	Frequency drift versus supply voltage $K_{17} = \dfrac{dF \cdot 10^6}{dV \cdot f_V}$	V_S = 10.5V to 15.5V			300	$\dfrac{ppm}{V}$

9102F-05.TBL

Technical note 1

9102F-03.EPS

$f_{H\,(nom)}$ = 26.8 kHz
R1 = 6.8k Ω
R2 = 56 kΩ
C2 = 1.8 nF

$$f_{pull\text{-}in} = f_{H\,(nom)} \frac{|V_3 - V_1| / R2}{V_1 / R1} = f_{H\,(nom)} \frac{I_f}{I_o} \qquad (A)$$

where: V_1 = 3.5V and $|V_3 - V_1|$ is the control voltage range.

The voltage at Pin 3 is limited by two clamping diodes at the voltage V_{3H} and V_{3L}
When the PLL1 is synchronized and perfectly tuned, $V_3 = V_1$.

Remark: The value of C2 influences the horizontal oscillator free running frequency; it doesn't effect the relative pull-in range. If the horizontal frequency is changed by using R1, the pull-in range changes accordingly with the formula (A).

Technical note 2

The internal pulse "t_5", is generated by the current generator "I_5" charging the external capacitor "C5", according with the formula (B):

$$t_5 = \frac{C5 \cdot V_5}{I_5} \quad (B), \quad t_5 = \frac{T_H}{12} \quad \text{is recommended.}$$

Technical note 3

K_9 = 67.5 degrees/volt represents the slope of the oscillator charging period of the waveform at Pin 2:

$$K_9 = \frac{360 \times 0.75}{4} \quad \frac{degree}{V}$$

Technical note 4

The second PLL can recover the storage of horizontal output stage maintaining a constant duty cycle till the trailing edge of the output pulse gets the trailing edge of the flyback pulse. From this point on, only the leading edge of the output pulse will be shifted covering a total phase shift of: 0.30T; overcoming this value, it will produce a notch in the output pulse (@ f_H = 27kHz).

Technical note 5

The voltage reference at Pin 19 can be used to polarize the DC operating point of the vertical booster. This voltage corresponds to the double of the mean value voltage of the vertical sawtooth at Pin 13.

Technical note 6

9102F-04.EPS

$$\frac{V_H - V_L}{t_S} = \frac{V_H - V_{LL}}{1/f_V}$$

$$t_S = \frac{(V_H - V_L)}{(V_H - V_{LL})} \frac{1}{f_V} = \frac{K_{14}}{f_V}$$

TDA9102F

APPLICATION DIAGRAM (with TDA8172)

Note : * The value of R19 depends on CRT. On the mock up R19 is substitued with a resistance + trimmer for generic applications.

6/7

![SGS-THOMSON MICROELECTRONICS]

9102F-05.EPS

PACKAGE MECHANICAL DATA
20 PINS - PLASTIC POWERDIP (0.4)

PMDIP20W.EPS

Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
a1	0.51			0.020		
B	0.85		1.4	0.033		0.055
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			24.8			0.976
E		8.8			0.346	
e		2.54			0.100	
e3		22.86			0.900	
F			7.1			0.280
i			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050

DIP20PW.TBL

SGS-THOMSON
MICROELECTRONICS