

4.8 - 32

60

0.2

0.35

2 x 5

2 x 3

V

V

Ω

Ω

А

А

## Smart Quad Channel Low-Side Switch

#### Features

- Low ON-resistance 2 x  $0.2 \Omega$ , 2 x  $0.35 \Omega$  (typ.)
- Power SO 20 Package with integrated cooling area
- Overload shutdown
- Selective thermal shutdown
- Status monitoring
- Overvoltage protection
- Shorted circuit protection
- Standby mode with low current consumption
- µC compatible input
- Electostatic discharge (ESD) protection

#### Application

- All kinds of resistive and inductive loads (relays, electromagnetic valves)
- µC compatible power switch for 12 and 24 V applications
- · Solenoid control switch in automotive and industrial control systems

#### **General description**

Quad channel Low-Side-Switch (2x5A/2x3A) in Smart Power Technology (SPT) with four seperate inputs and four open drain DMOS output stages. The TLE 5226 is fully protected by embedded protection functions and designed for automotive and industrial applications.

**Product Summary** 

Drain source voltage

Supply voltage

On resistance

Output current

#### **Pin Description**

### Pin Configuration (Top view)

 $V_{S}$ 


 $V_{\text{DS}(\text{AZ})\text{max}}$ 


R<sub>ON(tvp) 1.2</sub>


R<sub>ON(typ) 3,4</sub>

 $I_{D 1.2}$ 


I<sub>D 3.4</sub>








### **Block Diagram**






**Block Diagram of Open Load Detection** 

# Maximum Ratings for $T_j = -40^{\circ}C$ to $150^{\circ}C$

Parameter	Symbol	Values	Unit
Supply voltage	Vs	-0.3 + 40	V
Supply voltage operational range	Vs	+ 4.8 + 32	V
Continuous drain source voltage (OUT1OUT4)	V <sub>DS</sub>	40	V
Input voltage IN1 to IN4, ENA	$V_{\rm IN}, V_{\rm ENA}$	- 0.3 + 6	V
Input voltage STBY	V <sub>STBY</sub>	- 0.3 + 40	
Status output voltage	V <sub>ST</sub>	- 0.3 + 32	V
Operating temperature range	Tj	- 40 + 150	°C
Storage temperature range	$T_{stg}$	- 55 + 150	
Output current per channel	I <sub>D(lim)</sub>	self limited	А
Output current at reversal supply	<i>I</i> <sub>D 1,2</sub>	- 4	Α
	<i>I</i> <sub>D 3,4</sub>	- 2	
Status output current	I <sub>ST</sub>	- 5 + 5	mA
Inductive load switch off dissipation energy $T_j = 25^{\circ}C$	E <sub>AS</sub>	50	mJ
Thermal resistance			K/W
junction - case	$R_{ m thJC}$	4.5	
junction - ambient @ min. footprint	$R_{ m thJA}$	50	
junction - ambient @ 6 cm <sup>2</sup> cooling area		40	

Test board for





### **Electrical Characteristics**

Parameter and Conditions	Parameter and Conditions		Values			Unit
$V_{\text{S}}$ = 4.8 to 18 V ; $T_{j}$ = - 40 °C to + 150	°C		min	typ	max	
(unless otherwise specified)						
1. Power Supply (V <sub>s</sub> )						
Supply current (Outputs ON)		I <sub>S</sub>			8	mA
Supply current (Outputs OFF)		I <sub>S</sub>			4	mA
$V_{ENA} = L, V_{STBY} = H$						
Operating voltage		Vs	4.8		32	V
Standby current	$V_{STBY} = L$	I <sub>S</sub>			10	μA
2. Power Outputs						
ON state resistance Channel 1,2	T <sub>i</sub> = 25 ° C	P		0.2		Ω
$I_D = 1A; V_S \ge 9.5 V$	$T_j = 25 ° C$ $T_j = 125 ° C^{-1}$	R <sub>DS(ON)</sub>		0.2	0.5	22
ON state resistance Channel 3,4	$T_{j} = 125 \text{ C}$ $T_{j} = 25 ^{\circ} \text{ C}$	D		0.35	0.5	Ω
$I_D = 1A; V_S \ge 9.5 V$	$T_{i} = 23^{\circ} C^{1}$ $T_{i} = 125^{\circ} C^{1}$	$R_{\rm DS(ON)}$		0.55	0.75	52
$\overline{Z-Diode clamping voltage (OUT14)}$	$I_{\rm D} \ge 100  {\rm mA}$	V	45		60	V
Pull down resistor		V <sub>DS(AZ)</sub>		20		ν kΩ
	$T_j = 25 ^{\circ}C$	R <sub>PD</sub>	14 10	20	26 40	K12
	40 °C150°C	1	10			
Output leakage current	$V_{STBY} = L$	I <sub>DIk</sub>			20	μA
Output on delay time <sup>2</sup>	$I_D = 1 A$	<i>t</i> on	10		65	μs
Output off delay time <sup>2</sup>	$I_D = 1 A$	<i>t</i> off	10		80	
Output on fall time <sup>2</sup>	$I_D = 1 A$	<i>t</i> <sub>fall</sub>	5		40	
Output off rise time <sup>2</sup>	$I_D = 1 A$	<i>t</i> <sub>rise</sub>	5		40	
Output off status delay time <sup>2</sup>	$I_D = 1 A$	$t_4$	10		60	
Output on status delay time <sup>3</sup>		<i>t</i> <sub>5</sub>			50	
Overload switch-off delay time		t <sub>DSO</sub>	50	100	300	

### 3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)

Input low voltage		V <sub>INL</sub>	- 0.3		1.0	V
Input high voltage		V <sub>INH</sub>	2.0		6.0	V
Input voltage hysteresis 3		V <sub>INHys</sub>	50	100		mV
Input pull down current	$V_{IN}$ = 5 V; $V_S \ge 6.5$ V	I <sub>IN</sub>	10	30	60	μA
Enable pull down current	$V_{ENA}$ = 5 V; $V_{S} \ge 6.5$ V	I <sub>ENA</sub>	10	20	40	μA

#### 4. Digital Status Outputs (ST1 - ST4) open Drain

Output voltage low	I <sub>ST</sub> = 2 mA	V <sub>STL</sub>		0.5	V
Leakage current high		I <sub>STH</sub>		10	μA

<sup>&</sup>lt;sup>1</sup> Measured on P-DSO-20 devices

<sup>&</sup>lt;sup>2</sup> See timing diagram, resitive load condition;  $V_S \ge 9 V$ 

<sup>&</sup>lt;sup>3</sup> This parameter will not be tested but assured by design

### **Electrical Characteristics**

Parameter and Conditions	Symbol	Values			Unit
$V_{S} = 4.8$ to 18 V ; $T_{j} = -40$ °C to + 150 °C		min	typ	max	
(unless otherwise specified)					

#### 5. Standby Input (STBY)

Input low voltage		V <sub>STBY</sub>	0	1	V
Input high voltage		V <sub>STBY</sub>	3.5	Vs	V
Input current	V <sub>STBY</sub> = 18 V	I <sub>STBY</sub>		300	μA

#### 6. Diagnostic Functions

$V_{S} \ge 6.5 V$	V <sub>DS(OL)</sub>	0.52*V <sub>s</sub>		0.57*V <sub>s</sub>	V
$V_{S} \ge 6.5 \ V$	V <sub>DS(OL)C</sub>	V <sub>DSC</sub> -1.5		V <sub>DSC</sub> -1.0	V
$V_{S} \ge 6.5 \ V$	<i>I</i> <sub>D(OL) 1,2</sub>	160		480	mA
$V_S \ge 6.5 \ V$	<i>I</i> <sub>D(OL) 3,4</sub>	160		480	mA
$V_S \ge 6.5 V$	<i>I</i> <sub>D(lim) 1,2</sub>	5	7.5		Α
$V_S \ge 6.5 V$	<i>I</i> <sub>D(lim) 3,4</sub>	3	5		Α
	$T_{ m th}$	170		200	°C
	T <sub>hys</sub>		10		K
	$V_{s} ≥ 6.5 V$ $V_{s} ≥ 6.5 V$ $V_{s} ≥ 6.5 V$ $V_{s} ≥ 6.5 V$	$V_{S} \ge 6.5 V \qquad V_{DS(OL)C}$ $V_{S} \ge 6.5 V \qquad I_{D(OL) 1,2}$ $V_{S} \ge 6.5 V \qquad I_{D(OL) 3,4}$ $V_{S} \ge 6.5 V \qquad I_{D(lim) 1,2}$ $V_{S} \ge 6.5 V \qquad I_{D(lim) 3,4}$ $T_{th}$	$V_S \ge 6.5 \text{ V}$ $V_{DS(OL)C}$ $V_{DSC}$ -1.5 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 1,2}$ 160 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 3,4}$ 160 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 1,2}$ 5 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 1,2}$ 5 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 3,4}$ 3 $T_{th}$ 170	$V_S \ge 6.5 \text{ V}$ $V_{DS(OL)C}$ $V_{DSC}$ -1.5 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 1,2}$ 160 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 3,4}$ 160 $V_S \ge 6.5 \text{ V}$ $I_{D(Iim) 1,2}$ 5 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 1,2}$ 5 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 3,4}$ 3 $V_S \ge 6.5 \text{ V}$ $I_{D(Iim) 3,4}$ 3 $T_{th}$ 170	$V_S \ge 6.5 \text{ V}$ $V_{DS(OL)C}$ $V_{DSC}$ -1.5 $V_{DSC}$ -1.0 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 1,2}$ 160       480 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 3,4}$ 160       480 $V_S \ge 6.5 \text{ V}$ $I_{D(OL) 3,4}$ 160       480 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 1,2}$ 5       7.5 $V_S \ge 6.5 \text{ V}$ $I_{D(lim) 3,4}$ 3       5 $T_{th}$ 170       200

Table 1:

Channel	Compared with Channel
V <sub>DS(OL)</sub> 1	4
V <sub>DS(OL)</sub> 2	3
V <sub>DS(OL)</sub> 3	2
V <sub>DS(OL)</sub> 4	1

<sup>&</sup>lt;sup>4</sup> V<sub>DSC</sub> is the output voltage of the corresponding channel, paired for open load detection Corresponding outputs are channel 1 and 4, channel 2 and 3 (see table 1).

<sup>&</sup>lt;sup>5</sup> This parameter will not be tested but assured by design

# **Application Description**

This IC is especially designed to drive inductive loads (relays, electromagnetic valves). Integrated clamp-diodes limit the output voltage when inductive loads are discharged.

Four open-drain logic outputs indicate the status of the integrated ciruit. The following conditions are monitored and signalled:

- overloading of output (also shorted load to supply) in active mode
- open and shorted load to ground in active and inactive mode
- overtemperature

# **Circuit Description**

#### **Input Circuits**

The control and enable inputs, both active high, consist of schmitt triggers with hysteresis. All inputs are connected with pull-down current sources. Not connected inputs are interpreted as LOW.

In <u>standby mode</u> (STBY = LOW) the current consumption is greatly reduced. The circuit is active when STBY = HIGH.

If the standby function is not used, it is allowed to connect the standby pin directly to V<sub>s</sub>.

#### Switching Stages

The four power outputs consist of DMOS-power transistors with open drains. The output stages are shorted loads protected throughout the operating range. Integrated clamp-diodes limit voltage overshoots produced when inductive loads are demagnetized.

Parallel to the DMOS transistors there are internal pull down resistors. They are provided to detect an open load condition in the off state. They will be disconnected in the standby mode.

#### **Protective Circuits**

The outputs are protected against current overload and overtemperature. There is no protection against reverse polarity of the supply voltage.

#### **Error Detection**

The status outputs indicate the switching state under normal conditions (LOW = off; HIGH = on). If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table below. The state of the error detection circuits is directly dependent on the input status.

If <u>current overload</u> or <u>overtemperature</u> occurs, the error condition is stored into an internal register and the output is shutdown. The reset is done by switching off the corresponding control input.

<u>Open load</u> is detected for all four channels in on and off mode. In the on mode the load current is monitored. If it drops below the specified threshold value, then an open load condition is detected. In the off mode, the ouput voltage is monitored.

An open load condition is detected when the output voltage of a given channel is below 55 % of the supply voltage Vs. Also the output voltages of two outputs are compaired against each other in off condition with a fixed offset of typ. 1.25 V to recognize GND bypasses. To suppress fault diagnosis during the flyback phase of the compared output, the diagnostic circuit includes a latch function.

Reset of this latch is done at end of the flyback phase, additionally it can be reseted by a low signal on the enable input or a high signal of the input line.

See block diagramm of open load detection on page 3.

### Diagnostic Table

In general the status follows the input signal in normal operating conditions.

If any error is detected the status is inverted.


Operating Condition	Standby Input	Enable Input	Control Input	Power Output	Status Output
	STBY	ENA	IN	OUT	ST
Standby	L	Х	Х	OFF	Н
Normal function	H H H H	L L H H	L H L H	OFF OFF OFF ON	L L L H
Open load or short to ground	ΤΤΤΤ		L H L H	OFF OFF OFF ON	H H H L
Overload or short to supply	Н	Н	Н	OFF	L
latched overload	H H	H L	H H	OFF OFF	L H
reset latch	н	Х	$H\toL$	OFF	L
Overtemperature	Н	Н	Н	OFF	L
latched overtemperature	H H	H L	H H	OFF OFF	L H
reset latch	Н	Х	$H \rightarrow L$	OFF	L

### **Diagnostic (continued)**

The following diagrams show the dynamical behaviour of the status output in case of different errors.


The symbol **F** defines the moment of failure occurence.

#### Output open load or short circuit to GND




# SIEMENS

### Test Ciruit



### **Application Circuit**




The blocking capacitor C is recommended to avoid critical negative voltage spikes on VS in case of battery interruption during OFF-commutation.


# SIEMENS

# **Timing Diagrams**

## **Output Slope**



# **Overload Switch OFF Delay**



# Package and ordering code

#### all dimensions in mm

P - DSO - 20 - 10	Ordering code
	Q67006-A9207

