

January 1990 Revised September 2000

74ACQ646 • 74ACTQ646 Quiet Series™ Octal Transceiver/Register with 3-STATE Outputs

General Description

The ACQ/ACTQ646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in Figure 1, Figure 2, Figure 3 and Figure 4.

The ACQ/ACTQ utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Independent registers for A and B busses
- Multiplexed real-time and stored data transfers
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT646

Ordering Code:

Order Number	Package Number	Package Description
74ACQ646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACQ464ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACTQ646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ464ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram


			10-1
CPAB -	1	24	_v _{cc}
SAB —	2	23	— СРЕ
DIR -	3	22	— SBA
A ₀ —	4	21	− ē
A ₁ -	5	20	—в _о
A ₂ -	6	19	—B ₁
A3-	7	18	—В ₂
A4 -	8	17	—в _з
A ₅ —	9	16	—B₄
A ₆ -	10	15	—В ₅
A7 -	11	14	—в ₆
GND -	12	13	— В ₇
			1


Pin Descriptions

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation



Logic Symbols






Function Table


	Inputs					Data I/O	(Note 1)	Frantian
G	DIR	CPAB	СРВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	Function
Н	Х	H or L	H or L	Х	Х			Isolation
Н	X	~	X	X	X	Input	Input	Clock A _n Data into A Register
Н	Χ	Χ	~	Χ	Χ			Clock B _n Data into B Register
L	Н	Х	Х	L	Х			A _n to B _n —Real Time (Transparent Mode)
L	Н	~	X	L	X	Input	Output	Clock A _n Data into A Register
L	Н	H or L	X	Н	Χ			A Register to B _n (Stored Mode)
L	Н	~	X	Н	Χ			Clock A_n Data into A Register and Output to B_n
L	L	Х	Х	Х	L			B _n to A _n —Real Time (Transparent Mode)
L	L	X	~	Χ	L	Output	Input	Clock B _n Data into B Register
L	L	X	H or L	Χ	Н			B Register to A _n (Stored Mode)
L	L	Χ	~	Χ	Н			Clock $\mathbf{B}_{\mathbf{n}}$ Data into \mathbf{B} Register and Output to $\mathbf{A}_{\mathbf{n}}$

Note 1: The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

✓ = LOW-to-HIGH Transition





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{CC}} + 0.5 \mbox{V}$ DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$

-20 mA $V_O = V_{CC} + 0.5V$ +20 mA -0.5V to $V_{CC} + 0.5V$

DC Output Voltage (V_O) DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

DC Latch-Up Source

or Sink Current ±300 mA

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

ACQ

ACTQ 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC}

2.0V to 6.0V

Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate $\Delta V/\Delta t$

ACQ Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

V_{CC} @ 3.0V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate $\Delta V/\Delta t$

ACTQ Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for ACQ

Symbol		V_{CC} $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$		11-24-	Conditions		
	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} – 0.1V
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.85	4.76		$I_{OH} = -24 \text{ mA (Note 3)}$
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 3)
I _{IN} (Note 5)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		8.0	80.0	μA	V _{IN} = V _{CC} or GND
(Note 5)	Supply Current	3.5		0.0	00.0	μΛ	
I _{OZT}	Maximum I/O						$V_I(OE) = V_{IL}, V_{IH}$
	Leakage Current	5.5		±0.6	±6.0	μΑ	$V_I = V_{CC}$, GND
	(A _n , B _n Inputs)						$V_O = V_{CC}$, GND
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figures 5, 6
	Maximum Dynamic V _{OL}	5.0	1.1	1.0		v	(Note 6)(Note 7)

DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V _{CC}		T _A = -40°C to +85°C Units		Conditions		
- Cymbol	i didilictor	(V)	Typ Guara		aranteed Limits	Onno	Conditions	
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		V	Figures 5, 6	
	Minimum Dynamic V _{OL}	3.0	-0.0	-1.2		·	(Note 6)(Note 7)	
V _{IHD}	Minimum HIGH Level	5.0	3.1	3.5		V	(Note 6)(Note 8)	
	Dynamic Input Voltage	5.0	3.1	3.3		v	(INDIE D)(INDIE 8)	
V _{ILD}	Maximum LOW Level	5.0	1.9	1.5		V	(Note 6)(Note 8)	
	Dynamic Input Voltage	3.0	1.5	1.5		٧	(14016-0)(14016-0)	

Note 3: Maximum of 8 outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

Note 6: Plastic DIP package.

 $\textbf{Note 7:} \ \text{Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.}$

Note 8: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to 5V (ACQ). Input-under-test switching 5V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) f=1 MHz.

DC Electrical Characteristics for ACTQ

Vi	itions
Input Voltage 5.5 1.5 2.0 2.0 V or V _{CC} - 0.1	itions
Input Voltage 5.5 1.5 2.0 2.0 or V _{CC} - 0.1	
Input Voltage 5.5 1.5 0.8 0.8 V or V _{CC} - 0.1	
Input Voltage 5.5 1.5 0.8 0.8 0.8 or V _{CC} - 0.1	
Output Voltage 5.5 5.49 5.4 5.4 V I _{OUT} = -50 μ 4.5 3.86 3.76 V I _{OH} = -24 m/ V _{OL} Maximum LOW Level Output Voltage 4.5 0.001 0.1 0.1 V I _{OUT} = 50 μA V _{IN} = V _{IL} or V V _I = -24 m/ 0.001 0.1 0.1 V I _{OUT} = 50 μA V _{IN} = V _{IL} or V V _I = -24 m/ V _I = V _{IL} or V I _{OL} = 24 mA I _{IN} Maximum Input Leakage Current 5.5 ±0.1 ±1.0 μA V _I = V _{CC} , GN	V
Output Voltage 5.5 5.49 5.4 5.4 5.4 4.5 3.86 3.76 V I _{OH} = -24 m/lor N 5.5 4.86 4.76 I _{OH} = -24 m/lor N Vol Maximum LOW Level 4.5 0.001 0.1 0.1 V I _{OH} = 50 μA Output Voltage 5.5 0.001 0.1 0.1 V I _{OUT} = 50 μA V _{IN} = V _{IL} or N V I _{OL} = 24 mA I _{OL} = 24 mA I _{IN} Maximum Input Leakage Current 5.5 ±0.1 ±1.0 μA V _I = V _{CC} , GN	۸
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IH}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A (Note 9)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	√ _{IH}
I_{IN} Maximum Input Leakage Current 5.5 ±0.1 ±1.0 μA $V_I = V_{CC}$, GN	
	(Note 9)
	ID.
I _{OZT} Maximum I/O Leakage Current 5.5 ± 0.6 ± 6.0 μA $V_I = V_{IL}, V_{IH}$	
$(A_n, B_n \text{ Inputs})$ $V_0 = V_{CC}, G$	ND
I_{CCT} Maximum I_{CC} /Input 5.5 0.6 1.5 mA $V_1 = V_{CC} - 2$.	.1V
I_{OLD} Minimum Dynamic 5.5 75 mA $V_{OLD} = 1.65$	√ Max
I _{OHD} Output Current (Note 10) 5.5 -75 mA V _{OHD} = 3.85'	V Min
I _{CC} Maximum Quiescent 5.5 8.0 80.0 μA V _{IN} = V _{CC}	
Supply Current 3.5 0.0 0.0 µA or GND	
V _{OLP} Quiet Output 5.0 1.1 1.5 V Figures 5, 6	
Maximum Dynamic V _{OL} 1.1 1.3 (Note 11)(No	ite 12)
V _{OLV} Quiet Output 5.0 -0.6 -1.2 V Figures 5, 6	
Minimum Dynamic V _{OL} 3.0 -0.0 -1.2 (Note 11)(No	ite 12)
V _{IHD} Minimum HIGH Level 5.0 1.7 2.0 V (Note 11)(No	ite 13)
Dynamic Input Voltage	10)
V _{ILD} Maximum LOW Level 5.0 1.2 0.8 V (Note 11)(No	ite 13)
Dynamic Input Voltage	

Note 9: All outputs loaded; thresholds on input associated with output under test.

Note 10: Maximum test duration 2.0 ms, one output loaded at a time.

Note 11: Plastic DIP Package.

Note 12: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 13: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) , f=1 MHz.

AC Electrical Characteristics for ACQ

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		C _L =	50 pF	Units
		(Note 14)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	3.5	9.0	12.0	3.5	13.0	no
	Bus to Bus	5.0	2.5	6.5	9.0	2.5	9.5	ns
t _{PHL}	Propagation Delay	3.3	3.5	9.0	12.0	3.5	13.0	ns
	Bus to Bus	5.0	2.5	6.5	9.0	2.5	9.5	115
t _{PLH}	Propagation Delay	3.3	3.5	10.0	13.0	3.5	14.0	
	Clock to Bus	5.0	2.5	7.0	9.5	2.5	10.5	ns
t _{PHL}	Propagation Delay	3.3	3.5	10.0	13.0	3.5	14.0	
	Clock to Bus	5.0	2.5	7.0	9.5	2.5	10.5	ns
t _{PLH}	Propagation Delay	3.3	3.5	9.5	12.5	3.5	13.5	
	SBA or SAB to A _n or B _n	5.0	2.5	6.5	9.0	2.5	10.0	ns
	(w/A _n or B _n HIGH or LOW)							
t _{PHL}	Propagation Delay	3.3	3.5	9.5	12.5	3.5	13.5	
	SBA or SAB to A _n or B _n	5.0	2.5	6.5	9.0	2.5	10.0	ns
	(w/A _n or B _n HIGH or LOW)							
t _{PZH}	Enable Time	3.3	3.5	10.5	14.5	3.5	15.5	
	G to A _n or B _n	5.0	2.5	8.0	10.5	2.5	11.5	ns
t _{PZL}	Enable Time	3.3	3.5	10.5	14.5	3.5	15.5	
	G to A _n or B _n	5.0	2.5	8.0	10.5	2.5	11.5	ns
t _{PHZ}	Disable Time	3.3	2.5	8.0	11.0	2.5	12.0	
	G to A _n or B _n	5.0	1.5	5.0	7.5	1.5	8.0	ns
t _{PLZ}	Disable Time	3.3	2.5	8.0	11.0	2.5	12.0	ns
	G to A _n or B _n	5.0	1.5	5.0	7.5	1.5	8.0	115
t _{PZH}	Enable Time	3.3	4.5	11.0	15.5	4.5	17.0	20
	DIR to A _n or B _n	5.0	3.0	8.5	11.0	3.0	11.5	ns
t _{PZL}	Enable Time	3.3	4.5	11.0	15.5	4.5	17.0	20
	DIR to A _n or B _n	5.0	3.0	8.5	11.0	3.0	11.5	ns
t _{PHZ}	Disable Time	3.3	1.5	8.0	11.0	1.5	12.0	ns
	DIR to A _n or B _n	5.0	1.0	5.0	7.5	1.0	8.0	113
t _{PLZ}	Disable Time	3.3	1.5	8.0	11.0	1.5	12.0	ne
	DIR to A _n or B _n	5.0	1.0	5.0	7.5	1.0	8.0	ns
tos	Output to Output Skew (Note 15)	3.3		1.0	1.5		1.5	ne
		5.0		0.5	1.0		1.0	ns

Note 14: Voltage Range 3.3 is $3.3V \pm 0.3V$. Voltage Range 5.0 is $5.0V \pm 0.5V$

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design. Not tested.

AC Operating Requirements for ACQ

Symbol	Parameter	V _{cc}	$T_A = -$	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
Cymbol	T drameter	(Note 16)	Тур	Gua	ranteed Minimum	Jt3
t _S	Setup Time, HIGH or LOW	3.3		3.0	3.0	ns
	Bus to Clock	5.0		3.0	3.0	115
t _H	Hold Time, HIGH or LOW	3.3		1.5	1.5	ns
	Bus to Clock	5.0		1.5	1.5	115
t _W	Clock Pulse Width	3.3		4.0	4.0	ns
	HIGH or LOW	5.0		4.0	4.0	115

Note 16: Voltage Range 5.0 is $5.0V \pm 0.5V$

Voltage Range 3.3 is $3.3V \pm 0.3V$

AC Electrical Characteristics for ACTQ

		V _{cc}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	(V) $C_L = 50 \text{ pF}$			$C_L = 50 \ pF$		Units
		(Note 17)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.5	8.5	10.5	2.5	11.0	ns
t _{PHL}	Clock to Bus	3.0	2.5	0.5	10.5	2.5	11.0	113
t _{PLH}	Propagation Delay	5.0	2.0	8.0	10.0	2.0	10.5	ns
t _{PHL}	Bus to Bus	3.0	2.0	0.0	10.0	2.0	10.5	113
t _{PLH}	Propagation Delay							
t _{PHL}	SBA or SAB to A _n or B _n	5.0	2.5	8.5	10.5	2.5	11.0	ns
	(w/A _n or B _n HIGH or LOW)							
t _{PZH}	Enable Time	5.0	2.5	10.0	12.0	2.5	12.5	ns
t _{PZL}	G to A _n or B _n	5.0	2.5	10.0	12.0	2.5	12.5	115
t _{PHZ}	Disable Time	5.0	1.0	7.0	8.5	1.0	9.0	ns
t _{PLZ}	G to A _n or B _n	3.0	1.0	7.0	0.5	1.0	3.0	113
t _{PZH}	Enable Time	5.0	2.5	10.0	12.0	2.5	12.5	ns
t _{PZL}	DIR to A _n or B _n	3.0	2.5	10.0	12.0	2.5	12.5	115
t _{PHZ}	Disable Time	5.0	1.0	7.0	8.5	1.0	9.0	20
t _{PLZ}	DIR to A _n or B _n	3.0	1.0	7.0	0.5	1.0	3.0	ns
toshl	Output to Output							
toslh	Skew (Note 18) Select to Bus	5.0		0.5	1.0		1.0	ns
	or Clock to Bus							
toshl	Output to Output							
toslh	Skew (Note 18)	5.0		1.0	1.5		1.5	ns
	Bus to Bus							

Note 17: Voltage Range 5.0 is 5.0V ± 0.5V

Note 18: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements for ACTQ

Symbol	Parameter	V _{CC} Parameter (V)		+25°C 50 pF	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 19)	Тур	Guara	anteed Minimum	
t _S	Setup Time, HIGH or LOW Bus to Clock	5.0		3.0	3.0	ns
t _H	Hold Time, HIGH or LOW Bus to Clock	5.0		1.5	1.5	ns
t _W	Clock Pulse Width HIGH or LOW	5.0		4.0	4.0	ns

Note 19: Voltage Range 5.0 is $5.0V \pm 0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	15.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	90.0	pF	V _{CC} = 5.0V

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.




FIGURE 5. Quiet Output Noise Voltage Waveforms

Note 20: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note 21: Input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL},until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 6. Simultaneous Switching Test Circuit



24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M24B



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com