

2.7 V to 5.5 V, $<100 \mu A$, 8-/10-/12-Bit nanoDAC™, SPI Interface in SC70 Package

AD5601/AD5611/AD5621

FEATURES

6-lead SC70 package Micropower operation: 100 µA max at 5 V Power-down typically to 0.2 µA at 3 V 2.7 V to 5.5 V power supply Guaranteed monotonic by design Power-on reset to 0 V with brownout detection 3 power-down functions Low power serial interface with Schmitt-triggered inputs On-chip output buffer amplifier, rail-to-rail operation **SYNC** interrupt facility

Minimized zero-code error AD5601 buffered 8-bit DAC in SC70:

B version: ±0.5 LSB INL

AD5611 buffered 10-bit DAC in SC70:

A version: ±4 LSB INL

AD5621 buffered 12-bit DAC in SC70:

A version: ±6 LSB INL

APPLICATIONS

Voltage level setting Portable battery-powered instruments Digital gain and offset adjustment Programmable voltage and current sources **Programmable attenuators**

GENERAL DESCRIPTION

The AD5601/AD5611/AD5621, members of the nanoDAC family, are single, 8-/10-/12-bit, buffered, voltage-out DACs that operate from a single 2.7 V to 5.5 V supply, consuming typically 75 µA at 5 V. The parts come in a tiny SC70 package. Their onchip precision output amplifier allows rail-to-rail output swing to be achieved. The AD5601/AD5611/AD5621 utilize a versatile 3-wire serial interface that operates at clock rates up to 30 MHz and is compatible with SPI®, QSPI™, MICROWIRE™, and DSP interface standards.

The reference for the AD5601/AD5611/AD5621 is derived from the power supply inputs and, therefore, gives the widest dynamic output range. The parts incorporate a power-on reset circuit, which ensures that the DAC output powers up to 0 V and remains there until a valid write to the device takes place.

The AD5601/AD5611/AD5621 contain a power-down feature that reduces current consumption to typically 0.2 µA at 3 V, and provides software-selectable output loads while in power-down mode. The parts are put into power-down mode over the serial interface.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Related Devices

Part Number	Description
AD5641	2.7 V to 5.5 V, <100 μA, 14-bit <i>nano</i> DAC in SC70 package

The low power consumption of these parts in normal operation makes them ideally suited to portable battery-operated equipment. The combination of small package and low power makes these nanoDAC devices ideal for level-setting requirements, such as generating bias or control voltages in space-constrained and power-sensitive applications.

PRODUCT HIGHLIGHTS

- Available in a space-saving, 6-lead SC70 package.
- Low power, single-supply operation. The AD5601/ AD5611/AD5621 operate from a single 2.7 V to 5.5 V supply and with a maximum current consumption of 100 μA, making them ideal for battery-powered
- The on-chip output buffer amplifier allows the output of the DAC to swing rail-to-rail with a typical slew rate of
- Reference is derived from the power supply.
- High speed serial interface with clock speeds up to 30 MHz. Designed for very low power consumption. The interface powers up only during a write cycle.
- Power-down capability. When powered down, the DAC typically consumes 0.2 µA at 3 V. Power-on reset with brownout detection.

TABLE OF CONTENTS

Specifications
Timing Characteristics
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions 6
Terminology
Typical Performance Characteristics
Theory of Operation
D/A Section14
Resistor String
Output Amplifier14
Serial Interface
Input Shift Register14
REVISION HISTORY
7/05—Rev. A to Rev. B
Changes to Figure 48
Changes to Galvanically Isolated Interface Section
Changes to Figure 52
3/05—Rev. 0 to Rev. A
Changes to Timing Characteristics
Changes to Absolute Maximum Ratings5
Changes to Full Scale Error Section
Changes to Figure 20
Changes to Theory of Operation
Changes to Dower Down Modes

	SYNC Interrupt	14
	Power-On Reset	16
	Power-Down Modes	16
	Microprocessor Interfacing	16
١	pplications	18
	Choosing a Reference as Power Supply for the AD5601/AD5611/AD5621	18
	Bipolar Operation Using the AD5601/AD5611/AD5621	18
	Using the AD5601/AD5611/AD5621 with a Galvanically Isolated Interface	19
	Power-Supply Bypassing and Grounding	19
)	outline Dimensions	20
	Ordering Guide	20

1/05—Revision 0: Initial Version

SPECIFICATIONS

 $V_{DD} = 2.7 \ V \ to \ 5.5 \ V; \ R_L = 2 \ k\Omega \ to \ GND; \ C_L = 200 \ pF \ to \ GND; \ all \ specifications \ T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted.$

Table 2.

	A Grade ^{1, 2}		B Grade ²					
Parameter	Min	Typ ²	Max	Min	Typ ²	Max	Unit	Test Conditions/Comments
STATIC PERFORMANCE								
AD5601								
Resolution				8			Bits	
Relative Accuracy ³ (INL)						±0.5	LSB	
Differential Nonlinearity (DNL)						±0.5	LSB	Guaranteed monotonic by design
AD5611								
Resolution	10						Bits	
Relative Accuracy ³ (INL)			±4				LSB	
Differential Nonlinearity (DNL)			±0.5				LSB	Guaranteed monotonic by design
AD5621								
Resolution	12						Bits	
Relative Accuracy ³ (INL)			±6				LSB	
Differential Nonlinearity (DNL)			±0.5				LSB	Guaranteed monotonic by design
Zero-Code Error		*	*		0.5	10	mV	All 0s loaded to DAC register
Full-Scale Error		*			±0.5		mV	All 1s loaded to DAC register
Offset Error		*	*		±0.063	±10	mV	
Gain Error		*	*		±0.0004	±0.037	%FSR	
Zero-Code Error Drift		*			5.0		μV/°C	
Gain Temperature Coefficient		*			2. 0		ppm FSR/°C	
OUTPUT CHARACTERISTICS ⁴								
Output Voltage Range	*		*	0		V_{DD}	V	
Output Voltage Settling Time		*	*		6	10	μs	Code ¼ scale to ¾ scale
Slew Rate		*			0.5		V/µs	
Capacitive Load Stability		*			470		pF	RL = ∞
		*			1000		pF	$RL = 2 k\Omega$
Output Noise Spectral Density		*			120		nV/√Hz	DAC code = midscale,1 kHz
Noise		*			2		μV	DAC code = midscale, 0.1 Hz to 10 kHz bandwidth
Digital-to-Analog Glitch Impulse		*			5		nV-s	1 LSB change around major carry
Digital Feedthrough		*			0.2		nV-s	
Short-Circuit Current		*			15		mA	$V_{DD} = 3 \text{ V/5 V}$
DC Output Impedance		*			0.5		Ω	
LOGIC INPUTS								
Input Current⁵			*			± 2	μΑ	
V _{INH} , Input High Voltage	*			1.8			V	$V_{DD} = 4.7 \text{ V to } 5.5 \text{ V}$
	*			1.4			V	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$
V _{INL} , Input Low Voltage			*			8.0	V	$V_{DD} = 4.7 \text{ V to } 5.5 \text{ V}$
			*			0.6	V	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$
Pin Input Capacitance		*			3		pF	

	1	A Grade	1, 2	B Grade ²				
Parameter	Min	Typ ²	Max	Min	Typ ²	Max	Unit	Test Conditions/Comments
POWER REQUIREMENTS								
V_{DD}	*		*	2.7		5.5	V	All digital inputs at 0 V or VDD
I _{DD} (Normal Mode)								DAC active and excluding load current
$V_{DD} = \pm 4.5 \text{ V to } \pm 5.5 \text{ V}$		*	*		75	100	μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
$V_{DD} = \pm 2.7 \text{ V to } \pm 3.6 \text{ V}$		*	*		60	90	μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
I _{DD} (All Power-Down Modes)								$V_{IH} = V_{DD}$ and $V_{IL} = GND$
$V_{DD} = \pm 4.5 \text{ V to } \pm 5.5 \text{ V}$		*			0.5		μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
$V_{DD} = \pm 2.7 \text{ V to } \pm 3.6 \text{ V}$		*			0.2		μΑ	$V_{IH} = V_{DD}$ and $V_{IL} = GND$
POWER EFFICIENCY								
I _{OUT} /I _{DD}		*			96		%	$I_{LOAD} = 2 \text{ mA} \text{ and } V_{DD} = \pm 5 \text{ V}$

TIMING CHARACTERISTICS

 V_{DD} = 2.7 V to 5.5 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted. See Figure 2.

Table 3.

Parameter	Limit ¹	Unit	Test Conditions/Comments
t ₁ ²	33	ns min	SCLK cycle time
t ₂	5	ns min	SCLK high time
t ₃	5	ns min	SCLK low time
t ₄	10	ns min	SYNC to SCLK falling edge setup time
t ₅	5	ns min	Data setup time
t ₆	4.5	ns min	Data hold time
t ₇	0	ns min	SCLK falling edge to SYNC rising edge
t ₈	20	ns min	Minimum SYNC high time
t ₉	13	ns min	SYNC rising edge to next SCLK falling edge ignored

 $^{^1}$ All input signals are specified with tr = tf = 1 ns/V (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{LL} + V_{H})/2$.

² Maximum SCLK frequency is 30 MHz.




Figure 2. Timing Diagram

 $^{^1}$ Asterisk (*) = specifications same as B grade. 2 Temperature range for A/B grades is -40° C to $+125^\circ$ C, typical at $+25^\circ$ C.

³ Linearity calculated using a reduced code range: AD5621 from Code 64 to Code 4032; AD5611 from Code 16 to Code 1008; AD5601 from Code 4 to Code 252.

⁴ Guaranteed by design and characterization, not production tested.

⁵ Total current flowing into all pins.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Parameter	Rating
V _{DD} to GND	-0.3 V to +7.0 V
Digital Input Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Vout to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	
Industrial (A/B Grades)	-40°C to +125°C
Storage Temperature Range	−65°C to +160°C
Maximum Junction Temperature	150°C
SC70 Package	
θ_{JA} Thermal Impedance	433.34°C/W
θ_{JC} Thermal Impedance	149.47°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
ESD	2.0 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. 6-Lead SC70 Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Function
1	SYNC	Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC goes low, it enables the input shift register and data is transferred in on the falling edges of the clocks that follow. The DAC is updated following the 16 th clock cycle unless SYNC is taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.
2	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 30 MHz.
3	SDIN	Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
4	V_{DD}	Power Supply Input. The AD5601/AD5611/AD5621 can be operated from 2.7 V to 5.5 V. V _{DD} should be decoupled to GND.
5	GND	Ground Reference Point for all circuitry on the AD5601/AD5611/AD5621.
6	V _{OUT}	Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.

TERMINOLOGY

Relative Accuracy

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. See Figure 4 to Figure 6 for plots of typical INL vs. code.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. See Figure 10 to Figure 12 for plots of typical DNL vs. code.

Zero-Code Error

Zero-code error is a measure of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the AD5601/AD5611/AD5621 because the output of the DAC cannot go below 0 V. Zero-code error is due to a combination of the offset errors in the DAC and output amplifier. Zero-code error is expressed in mV. See Figure 27 for a plot of zero-code error vs. temperature.

Full-Scale Error

Full-scale error is a measure of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be $V_{\rm DD}-1$ LSB. Full-scale error is expressed in mV. See Figure 27 for a plot of full-scale error vs. temperature.

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal, expressed as a percent of the full-scale range.

Total Unadjusted Error

Total unadjusted error (TUE) is a measure of the output error, taking all the various errors into account. See Figure 7 to Figure 9 for plots of typical TUE vs. code.

Zero-Code Error Drift

Zero-code error drift is a measure of the change in zero-code error with a change in temperature. It is expressed in $\mu V/^{\circ}C$.

Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x2000 to 0x1FFF). See Figure 18.

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-s and is measured with a full-scale code change on the data bus—from all 0s to all 1s and vice versa.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Typical AD5621 INL




Figure 5. Typical AD5611 INL




Figure 6. Typical AD5601 INL




Figure 7. AD5621 Total Unadjusted Error (TUE)




Figure 8. AD5611 Total Unadjusted Error (TUE)




Figure 9. AD5601 Total Unadjusted Error (TUE)




Figure 10. Typical AD5621 DNL




Figure 11. Typical AD5611 DNL




Figure 12. Typical AD5601 DNL




Figure 13. IDD Histogram (3 V/5 V)




Figure 14. Full-Scale Settling Time




Figure 15. Half-Scale Settling Time




Figure 16. Power-On Reset to 0 V




Figure 17. V_{DD} vs. V_{OUT}




Figure 18. Digital-to-Analog Glitch Energy




Figure 19. 1/f Noise, 0.1 Hz to 10 Hz Bandwidth




Figure 20. Exiting Power-Down Mode




Figure 21. IDD vs. SCLK vs. Code




Figure 22. Noise Spectral Density




Figure 23. Supply Current vs. Digital Input Code




Figure 24. Sink and Source Capability




Figure 25. INL vs. Temperature (5 V)




Figure 26. DNL vs. Temperature (5 V)




Figure 27. Zero-Code and Full-Scale Error vs. Temperature




Figure 28. Total Unadjusted Error (TUE) vs. Temperature (5 V)




Figure 29. Offset Error vs. Temperature (5 V)




Figure 30. Gain Error vs. Temperature (5 V)




Figure 31. Supply Current vs. Temperature (5 V)




Figure 32. INL vs. Supply Voltage at 25°C




Figure 33. DNL vs. Supply Voltage at 25°C




Figure 34. Total Unadjusted Error (TUE) vs. Supply Voltage at 25°C




Figure 35. Zero-Code and Full-Scale Error vs. Supply Voltage at 25°C




Figure 36. Supply Current vs. Supply Voltage at 25°C




Figure 37. SCLK/SDIN vs. Logic Voltage

THEORY OF OPERATION

D/A SECTION

The AD5601/AD5611/AD5621 DACs are fabricated on a CMOS process. The architecture consists of a string DAC followed by an output buffer amplifier. Figure 38 is a block diagram of the DAC architecture.




Figure 38. DAC Architecture

Because the input coding to the DAC is straight binary, the ideal output voltage is given by

$$V_{OUT} = V_{DD} \times \left(\frac{D}{2^{n}}\right)$$

where D is the decimal equivalent of the binary code that is loaded to the DAC register and n is the bit resolution of the DAC.

RESISTOR STRING

The resistor string structure is shown in Figure 39. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.




Figure 39. Resistor String Structure

OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0 V to $V_{\rm DD}.$ It is capable of driving a load of 2 k Ω in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier are shown in Figure 24. The slew rate is 0.5 V/µs, with a half-scale settling time of 8 µs with the output loaded.

SERIAL INTERFACE

The AD5601/AD5611/AD5621 have a 3-wire serial interface (SYNC, SCLK, and SDIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards as well as most DSPs. See Figure 2 for a timing diagram of a typical write sequence.

The write sequence begins by bringing the $\overline{\text{SYNC}}$ line low. Data from the SDIN line is clocked into the 16-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 30 MHz, making the AD5601/AD5611/AD5621 compatible with high speed DSPs. On the 16th falling clock edge, the last data bit is clocked in and the programmed function is executed (a change in DAC register contents and/or a change in the mode of operation). At this stage, the $\overline{\text{SYNC}}$ line might be kept low or brought high. In either case, it must be brought high for a minimum of 33 ns before the next write sequence so that a falling edge of $\overline{\text{SYNC}}$ can initiate the next write sequence.

Because the \overline{SYNC} buffer draws more current when $V_{\rm IN}=1.8~V$ than it does when $V_{\rm IN}=0.8~V, \overline{SYNC}$ should be idled low between write sequences for even lower power operation of the part, as mentioned previously. However, it must be brought high again just before the next write sequence.

INPUT SHIFT REGISTER

The input shift register is 16 bits wide (see Figure 40). The first two bits are control bits, which control the operating mode of the part (normal mode or any one of three power-down modes). For a complete description of the various modes, see the Power-Down Modes section. For the AD5621, the next 12 bits are the data bits, which are transferred to the DAC register on the 16th falling edge of SCLK. The information in the last two bits is ignored by the AD5621. See Figure 43 and Figure 44 for the AD5611 and AD5601 input shift register map.

SYNC INTERRUPT

In a normal write sequence, the SYNC line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th falling edge. However, if SYNC is brought high before the 16th falling edge, this acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs (see Figure 43).




Figure 40. AD5621 Input Register Contents




Figure 41. AD5611 Input Register Contents




Figure 42. AD5601 Input Register Contents




Figure 43. SYNC Interrupt Facility

POWER-ON RESET

The AD5601/AD5611/AD5621 contain a power-on reset circuit that controls the output voltage during power-up. The DAC register is filled with 0s and the output voltage is 0 V. It remains there until a valid write sequence is made to the DAC. This is useful in applications in which it is important to know the state of the DAC output while it is in the process of powering up.

POWER-DOWN MODES

The AD5601/AD5611/AD5621 have four separate modes of operation. These modes are software-programmable by setting two bits (DB15 and DB14) in the control register. Table 6 shows how the state of the bits corresponds to the operating mode of the device.

Table 6. Operating Modes of the AD5601/AD5611/AD5621

DB15	DB14	Operating Mode
0	0	Normal operation
		Power-down mode:
0	1	1 kΩ to GND
1	0	100 kΩ to GND
1	1	Three-state

When both bits are set to 0, the part has normal power consumption of 100 μA maximum at 5 V. However, for the three power-down modes, the supply current falls to typically 0.2 μA at 3 V.

Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the part is known while the part is in power-down mode.

There are three different options: the output is connected internally to GND through a 1 $k\Omega$ resistor or a 100 $k\Omega$ resistor, or the output is left open-circuited (three-stated). Figure 44 shows the output stage.





Figure 44. Output Stage during Power-Down

The bias generator, output amplifier, resistor string, and other associated linear circuitry are all shut down when power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 13 μs for $V_{\rm DD}$ = 5 V and 16 μs for $V_{\rm DD}$ = 3 V. See Figure 20 for a plot.

MICROPROCESSOR INTERFACING AD5601/AD5611/AD5621 to ADSP-2101/ADSP-2103 Interface

Figure 45 shows a serial interface between the AD5601/AD5611/AD5621 and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should be set up to operate in SPORT transmit alternate framing mode. The ADSP-2101/ADSP-2103 SPORT is programmed through the SPORT control register and should be configured as follows: internal clock operation, active low framing, and 16-bit word length. Transmission is initiated by writing a word to the Tx register after the SPORT is enabled.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 45. AD5601/AD5611/AD5621 to ADSP-2101/ADSP-2103 Interface

AD5601/AD5611/AD5621 to 68HC11/68L11 Interface

Figure 46 shows a serial interface between the AD5601/ AD5611/AD5621 and the 68HC11/68L11 microcontroller. SCK of the 68HC11/68L11 drives the SCLK of the AD5601/ AD5611/AD5621, while the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7). The setup conditions for correct operation of this interface are as follows: the 68HC11/68L11 should be configured so that the CPOL bit is 0 and the CPHA bit is 1. When data is being transmitted to the DAC, the SYNC line is taken low (PC7). When the 68HC11/68L11 are configured as above, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11/68L11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. To load data to the AD5601/AD5611/AD5621, PC7 is left low after the first eight bits are transferred and a second serial write operation is performed to the DAC. PC7 is taken high at the end of this procedure.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 46. AD5601/AD5611/AD5621 to 68HC11/68L11 Interface

AD5601/AD5611/AD5621 to Blackfin® ADSP-BF53X Interface

Figure 47 shows a serial interface between the AD5601/AD5611/AD5621 and the Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x processor family incorporates two dual-channel synchronous serial ports, SPORT1 and SPORT0, for serial and multiprocessor communications. Using SPORT0 to connect to the AD5601/AD5611/AD5621, the setup for the interface is as follows: DT0PRI drives the SDIN pin of the AD5601/AD5611/AD5621, while TSCLK0 drives the SCLK of the part. The SYNC is driven from TFS0.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 47. AD5601/AD5611/AD5621 to Blackfin ADSP-BF53x Interface

AD5601/AD5611/AD5621 to 80C51/80L51 Interface

Figure 48 shows a serial interface between the AD5601/AD5611/AD5621 and the 80C51/80L51 microcontroller. The setup for the interface is as follows: TxD of the 80C51/80L51 drives SCLK of the AD5601/AD5611/AD5621, while RxD drives the serial data line of the part. The \$\overline{\text{SYNC}}\$ signal is again derived from a bit programmable pin on the port. In this case, Port Line P3.3 is used. When data is to be transmitted to the AD5601/AD5611/AD5621, P3.3 is taken low. The 80C51/80L51 transmit data only in 8-bit bytes; therefore, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted,

and a second write cycle is initiated to transmit the second byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/80L51 output the serial data LSB first. The AD5601/AD5611/AD5621 require data with the MSB as the first bit received. The 80C51/80L51 transmit routine should take this into account.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 48. AD5601/AD5611/AD5621 to 80C51/80L51 Interface

AD5601/AD5611/AD5621 to MICROWIRE Interface

Figure 49 shows an interface between the AD5601/AD5611/AD5621 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and is clocked into the AD5601/AD5611/AD5621 on the rising edge of the SK.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 49. AD5601/AD5611/AD5621 to MICROWIRE Interface

APPLICATIONS

CHOOSING A REFERENCE AS POWER SUPPLY FOR THE AD5601/AD5611/AD5621

The AD5601/AD5611/AD5621 come in a tiny SC70 package with less than a 100 μ A supply current. Because of this, the choice of reference depends on the application requirement. For space-saving applications, the ADR02 is available in an SC70 package and has excellent drift at 9 ppm/°C (3 ppm/°C in the R-8 package). It also provides very good noise performance at 3.4 μ V p-p in the 0.1 Hz to 10 Hz range.

Because the supply current required by the AD5601/AD5611/ AD5621 is extremely low, the parts are ideal for low supply applications. The ADR395 voltage reference is recommended in this case. It requires less than 100 μA of quiescent current and can, therefore, drive multiple DACs in one system, if required. It also provides very good noise performance at 8 μV p-p in the 0.1 Hz to 10 Hz range.




Figure 50. ADR395 as Power Supply to the AD5601/AD5611/AD5621

Some recommended precision references for use as supplies to the AD5601/AD5611/AD5621 are listed in Table 7.

Table 7. Precision References for the AD5601/AD5611/AD5621

Part No.	Initial Accuracy (mV max)	Temp. Drift (ppm/°C max)	0.1 Hz to 10 Hz Noise (μV p-p typ)
ADR435	±2	3 (R-8)	8
ADR425	±2	3 (R-8)	3.4
ADR02	±3	3 (R-8)	10
ADR02	±3	3 (SC70)	10
ADR395	±5	9 (TSOT-23)	8

BIPOLAR OPERATION USING THE AD5601/AD5611/AD5621

The AD5601/AD5611/AD5621 have been designed for single-supply operation, but a bipolar output range is also possible using the circuit shown in Figure 51. The circuit in Figure 51 gives an output voltage range of ± 5 V. Rail-to-rail operation at the amplifier output is achievable using an AD820 or OP295 as the output amplifier.




Figure 51. Bipolar Operation with the AD5601/AD5611/AD5621

The output voltage for any input code can be calculated as

$$V_{O} = \left[V_{DD} \times \left(\frac{D}{2^{N}}\right) \times \left(\frac{R1 + R2}{R1}\right) - V_{DD} \times \left(\frac{R2}{R1}\right)\right]$$

where D represents the input code in decimal $(0 - 2^{N})$.

With
$$V_{\rm DD}$$
 = 5 V, $R1$ = $R2$ = 10 $k\Omega$

$$V_O = \left(\frac{10 \times D}{2^{N}}\right) - 5 \text{ V}$$

This is an output voltage range of ± 5 V with 0x0000 corresponding to a -5 V output, and 0x3FFF corresponding to a +5 V output.

USING THE AD5601/AD5611/AD5621 WITH A GALVANICALLY ISOLATED INTERFACE

In process control applications in industrial environments, it is often necessary to use a galvanically isolated interface to protect and isolate the controlling circuitry from any hazardous common-mode voltages that might occur in the area where the DAC is functioning. *i*Coupler® provides isolation in excess of 2.5 kV. Because the AD5601/AD5611/AD5621 use a 3-wire serial logic interface, the ADuM1300 three-channel digital isolator provides the required isolation (see Figure 52). The power supply to the part also needs to be isolated, which is done by using a transformer. On the DAC side of the transformer, a 5 V regulator provides the 5 V supply required for the AD5601/AD5611/AD5621.




Figure 52. AD5601/AD5611/AD5621 with a Galvanically Isolated Interface


POWER-SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5601/AD5611/AD5621 should have separate analog and digital sections, each having its own area of the board. If the AD5601/AD5611/AD5621 are in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5601/AD5611/AD5621.

The power supply to the AD5601/AD5611/AD5621 should be bypassed with 10 μF and 0.1 μF capacitors. The capacitors should be physically as close as possible to the device, with the 0.1 μF capacitor ideally right up against the device. The 10 μF capacitors are the tantalum bead type. It is important that the 0.1 μF capacitor have low effective series resistance (ESR) and effective series inductance (ESI), such as in common ceramic types of capacitors. This 0.1 μF capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals, if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects on the board. The best board layout technique is the microstrip technique, where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203-AB

Figure 53. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temp. Range	Description	Package Description	Package Option	Branding
AD5601BKSZ-500RL7 ¹	-40°C to +125°C	±0.5 LSB INL	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	D3V
AD5601BKSZ-REEL7 ¹	-40°C to +125°C	±0.5 LSB INL	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	D3V
AD5611AKSZ-500RL7 ¹	−40°C to +125°C	±4.0 LSB INL	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	D3U
AD5611AKSZ-REEL7 ¹	-40°C to +125°C	±4.0 LSB INL	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	D3U
AD5621AKSZ-500RL7 ¹	−40°C to +125°C	±6.0 LSB INL	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	D3S
AD5621AKSZ-REEL7 ¹	-40°C to +125°C	±6.0 LSB INL	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	D3S

 $^{^{1}}$ Z = Pb-free part.

