FEATURES


- Complete 12-Bit A/D converters with sample-hold, reference, and clock
- Pin-to-pin compatible with industry standard HI574A/674A
- No missing codes over temperature
- 15 μSec. Conversion time (ADC-674Z)
- 150 mW maximum power dissipation

GENERAL DESCRIPTION


DATEL's ADC-574Z/674Z family of A/D converters are single chip monolithic CMOS versions of the industry standard devices. The sample-hold feature of this device allows conversion of input frequencies of up to 5 KHz without requiring an external circuit.

These units include a reference, clock, three-state outputs, and digital interface circuit which allows direct connection to the microprocessor address bus and control lines. The ADC-574Z completes a 12-bit conversion in microseconds, while the ADC-674Z converts in 15 microseconds. Four user selectable input ranges are provided: 0 to +10V, 0 to +20V, ±5V, and ±10V dc. Laser trimming ensures specified linearity, gain. and offset accuracy.





MECHANICAL DIMENSIONS INCHES (MM)



INPUT/OUTPUT CONNECTIONS

FUNCTION		PUNCTION
V _{logic} , +5V	15	D _{GND}
12/5, DATA MODE SELECT	16	DB0 (LSB)
CS, CHIP SELECT	17	DB1
A. BYTE ADDRESS/SHORT CYCLE	18	D82
RVČ, READ/CONVERT	19	DB3
CE, CHIP ENABLE	20	DB4
V _{cc}	21	DB6
REFERENCE OUT	22	D86
AGND	23	D87
REFERENCE IN	24	DBS
NC	25	DB9
BIPOLAR OFFSET		DB10
10V IN	27	DB11 (MSB)
20V IN	28	STS
	Viogic. +5V 126 DATA MODE SELECT CS. CHIP SELECT A, BYTE ADDRESS/SHORT CYCLE RVC, READICONVERT CC, CHIP ENABLE VCC REFERENCE OUT AGNO REFERENCE IN NC BIPOLAR OFFSET	Viogic. +5V 15 12€ DATA MODE SELECT 16 CS, CHIP SELECT 17 A, BYTE ADDRESS/SHORT CYCLE 18 RVC, READICONVERT 19 CE, CHIP ENABLE 20 V _{CC} 21 REFERENCE OUT 22 Agno 23 REFERENCE IN 24 NC 25 BIPOLAR OFFSET 28 10V IN 27



ABSOLUTE MAXIMUM RATINGS	
Analog Supply Voltage (V _{CC} to D _{GND})	0 to +16.5
Logic Supply Voltage (Pin 1)	0V to +7V +1V
Digital Control Inputs (Pins 2–6) to Digital Common	±1V -0.5V to V _{logic} +0.5V ±16.5V
Analog Inputs (Pins 10, 12, 13) to Analog Common	±16.5V +24V
20V Input (Pin 14) to Analog Common	Indefinite to common momentary to V _S
Chip Temperature	100°C
Package Dissipation	1000 mW 300°C, 10 Sec.
Lead Temperature, soldering	48°C/W

FUNCTIONAL SPECIFICATIONS

ANALOG INPUTS						
Input Voltage Range, unipolar	0 to +10V, 0 to +20V ±5V, ±10V 5 KΩ ±25%					
20V range				10 KS	2 ±25%	
ANALOG OUTPUTS ¹						
Internal Reference, voltage			+10.00V \pm 0.1 max. 2.0 mA max.			
DIGITAL INPUTS ²			•			
Logic Levels: logic "1"				+2.4V min. -0.5V min.	to +0.8V m	
Loading: logic current, min					5 μΑ 5 μΑ	
Capacitance					pF	
DIGITAL OUTPUTS ³					 ; ;	
Logic Levels: logic "0" (I sink, 1.6 mA) logic "1" (I source, 500 µA)				+2.4	V max. IV min.	- · -
Leakage (high impedance state)				–5 μA min. 5	to +5 μA m pF	nax.
POWER REQUIREMENTS						
Analog Supply Voltage Range	+11.4V to +16.5V +4.5V to +5.5V +7 mA					
Logic Supply Power Consumption (+V _S = +15V), max			+1 mA 150 mW			
PHYSICAL/ENVIRONMENTAL						
Operating Temperature Range		0°C to +70°C -65°C to +150°C 28 pin side brazed ceramic DIP				
SAMPLE/HOLD PERFORMANCE						
Acquisition Time 574Z			2.4 ± 0.6 μ Sec. 1.4 ± 0.4 μ Sec.			
Aperture Jitter				8 1	n Sec.	
PERFORMANCE	574ZA	674ZA	574ZB	674ZB	574ZC	674ZC
Resolution		Bits LSB 15 µSec.		Bits LSB 15 μSec.		2 Bits 2 LSB 15 μSec
Full Scale Calibration Error, max.6 at 25°C		of F.S.		of F.S.		6 of F.S.
over temp. ⁷	rer temp.*			0.4% 0.35% 0.05%		
inearity Error, max. (over temp)			± ½	LSB LSB	±1,	/2 LSB /2 LSB
Bipolar Offset, max.5	±10	LSB	±4	LSB		4 LSB
Tempco:9 Unipolar Offset	10 nr	m/°C	5 pr	om/°C	5 n	pm/°C
Bipolar Offset	10 ppm/℃			5 ppm/°C 5 pp		pm/°C
Full Scale Calibration	45 pp	m/°C	25 p	pm/ºC	10 p	opm/°C


SPECIFICATION FOOTNOTES:

- 1. Available for external loads. External load should not change during conversion. When supplying an external load and operating on ±12V supplies, a buffer amplifier must be provided for the reference output.
- Logic Inputs CE, \overline{CS} , R/ \overline{C} , A₀, 12/ $\overline{8}$. Logic Outputs DB11-DB0, STS.
- Over temperature.
- Adjustable to zero.
- With 50 Q fixed resistor from REF OUT to REF IN. Adjustable to zero.
- No adjustment at 25°C
- With adjustment at 25°C
- Guaranteed maximum change, Tmin to Tmax (using internal reference).
- Maximum change in full scale calibration.

TECHNICAL NOTES


- 1. The ADC-574Z, -674Z may interface directly to a microprocessor which can take full control of each conversion, or the device can be operated in the "stand alone" mode (controlled only by the R/C input). Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion and reading the output data when ready. The data may be read 12 bits at once or 8 followed by 4 in a left-justified format. There are five control inputs (12/8, ČS, A₀, R/Č and CE) and all are TTL/CMOS compatible. (See Control Input Truth Table.)
- 2. A conversion is initiated by a logic transition on any of the three inputs: CE, CS, R/C. One, two, or all three may be dynamically controlled. The nominal delay for each of the three inputs is the same and if necessary, all three may change states simultaneously. If it is required that a particular input controls the start of conversion, the other two should be set up at least 50 nanoseconds earlier. (See Start Convert Timing.)
- 3. To read the output data, four conditions must be met (or the output buffers will remain in high impedance state): R/C taken high, STS low, CE high and CS low. When this is accomplished, the data lines are activated according to the state of the 12/8 and A₀ inputs. (See START CONVERT, READ CYCLE TIMING and APPLICATION.)
- 4. The analog signal source driving the ADC-574Z, -674Z's input will see a nominal load of 5 KQ (10V range) or 10 KQ (20V range). However, the other end of these input resistors may change 400 mV with each bit decision, causing sudden changes in current at the analog input. Therefore, the signal source must maintain its output voltage while supplying these step changes in load current which occur at 1.6 microsecond intervals. This requires low output impedance and fast settling by the signal source. If a sample/hold is required to precede the converter, DATEL's SHM-20 is recommended.
- 5. The power supply used should be low noise and well regulated. Voltage spikes can affect accuracy. If a switching supply is used, the outputs should be carefully filtered to assure 'noise free" dc voltage to the converter. Decoupling capacitors should be used on all power supply pins; the +5V dc supply decoupling capacitor should be connected directly from +V_{logic} (Pin 1) to digital common (Pin 15). V_{CC} (Pin 7) should be decoupled directly to AGND (Pin 9). It is recommended that a 10 µF tantalum type in parallel with a 0.1 µF ceramic type be used for decoupling.
- 6. The use of good circuit board layout techniques is required for rated performance. It is recommended that a double sided printed circuit board with a ground plane on the component side is used. Other techniques, such as wirewrapping or point-to-point wiring on vectorboard will have an unpredictable effect on accuracy. Sensitive analog signals should be routed between ground traces and kept away from digital lines. If analog and digital lines must cross, they should do so at right angles.

TYPICAL CONNECTIONS



UNIPOLAR CONFIGURATION

NOTES: The trimpots shown are for calibration of offset and gain. If adjustment is not required in unipolar; replace R₂ with a 50Ω, 1% metal film resistor, omit the network on Pin 12 and connect Pin 12 to Pin 9. In bipolar; either R_1 , or R_2 or both can be replaced by 50Ω , 1% metal film resistors



BIPOLAR CONFIGURATION

CODING TABLES

INPUT	RANGE	Ol	JTPUT CO	DING
0 to + 10V	0 to + 20V	MSB		LSB
+10.000	+20.0000	1111	1111	1111
+9.9963	+19.9927	1111	1111	111Ø*
+5.0012	+10.0024	1000	0000	000 ø *
+4.9988	+9.9976	Ø000	0000	000 ø *
+4.9963	+9.9927	0111	1111	1110
+0.0012	+0.0024	0000	0000	000 Ø *
0.0000	+0.0000	0000	0000	0000

	INPUT	RANGE	0	UTPUT CO	DING
ſ	±5V	±10V	MSB		LSB
ı	+5.0000	+10.0000	1111	1111	1111
1	+4.9963	+9.9927	1111	1111	111Ø*
1	+0.0012	+0.0024	1000	0000	0000
1	-0.0012	-0.0024	Ø000	0000	000 ø *
1	-0.0037	-0.0073	0111	1111	111Ø*
1	-4.9988	-9.9976	0000	0000	000Ø*
ı	-5.0000	-10.0000	0000	0000	0000

Voltages shown are theoretical values for the transitions indicated. Ideally, in the continuous conversion mode, the output bits indicated as # will change from "1" to "0" or "0" to "1" as the input voltage passes through the level indicated.

Output coding is straight binary for unipolar and offset binary for bipolar.

CALIBRATION

UNIPOLAR CALIBRATION

Offset Adjust

Apply an input of $+ \frac{1}{2}$ LSB (+1.22 mV for the 10V range; +2.44 mV for the 20V range). Adjust the offset trimpot (R₁) until the first code transition flickers between 0000 0000 0000 0000 and 0000 0000 0001.

Gain Adjust

Apply 1½ LSB's below the nominal full-scale (+9.9963V for the l0V range; +19.9927V for the 20V range). Adjust the gain trimpot (R₂) so that the output flickers between 1111 1111 1110 and 1111 1111.

BIPOLAR CALIBRATION

Offset Adjust

Apply 1/2 LSB above negative full-scale (-4.9988V for the $\pm 5V$ range; -9.9976V for the $\pm 10V$ range.) Adjust the offset trimpot (R₁) so that the output flickers between 0000 0000 0000 and 0000 0000 0001.

Gain Adjust

Apply $1\frac{1}{2}$ LSB's below positive full scale (+4.9963V for the \pm 5V range; +9.9927V for the \pm 10V range). Adjust the gain trimpot (R₂) so that the output flickers between 1111 1111 1111 1111.


TIMING AND OPERATION

Stand-Alone Mode Timing

For stand-alone operation, all that is required is a single control line to R/ \overline{C} . CE and 12/ $\overline{8}$ are tied high, \overline{CS} and A_0 are tied low, and the output appears in words of 12 bits.

The R/\overline{C} signal may have any duty cycle within the limits shown in the diagrams below.


The data may be read when R/\overline{C} is high unless STS is also high indicating a conversion is in progress.



Outputs Enabled After Conversion

150 ns MAX STS 150 ns MAX DB11-DB0 HIGH-Z DATA VALID HIGH-Z

Outputs Enabled With R/C High



A read operation in most applications begins after the conversion is complete and STS is low. For earliest access to the data however, the read should begin no later than $(t_{DD} + t_{HS})$ before STS goes low. (See Technical Note 3.)


TIMING CONTROL

The variety of the ADC-574Z, -674Z's control modes (as shown in the "CONTROL INPUTS TRUTH TABLE") allow for simple interface in most system applications.

The output signal STS indicates the status of the device; high during a conversion, and low at the completion of a conversion. During a conversion (STS output high), the output buffers remain in the high impedance state and data cannot be read. A start convert during conversion will not reset the converter or reinitiate a conversion. However, if A₀, changes state after a conversion begins, an additional start convert pulse will latch the new state of A₀, causing a wrong cycle length for that conversion.

Control Inputs Truth Table

CE	CS	R/C	12/8	A ₀	OPERATION
0 X 0-1 0-1 1 1 1 1 1	X 1 0 0 1-0 0 0 0 0		X X X X X X X 0 0	X X 0 1 0 1 0 1 X 0 1	None None Initiate 12-bit conversion Initiate 8-bit conversion Initiate 12-bit conversion Initiate 8-bit conversion Initiate 12-bit conversion Initiate 8-bit conversion Initiate 12-bit conversion Initiate 12-bit conversion Enable's 8 MSB's only Enable's 4 LSB's plus 4 trailing zeroes



Symbol	Parameter	Min.	Typ.	Max.
tDD	Access Time from CE	_	75 nS	150 nS
tHD	Data Valid after CE low	25 nS	35 nS	_
tHL	Output Float Delay	_	100 nS	150 nS
tSSR	CS to CE Setup	50 nS	0	- 1
tSRR	R/C to CE Setup	0	0	-
tSAR	A to CE Setup	50 nS	25 nS	i — I
tHSR	CŠ Valid after CE Low	0	0	0
tHRR	R/C High after CE Low	0	0	0
tHAR	A Valid after CE Low	50 nS	25 nS	_
tHS	STS Delay after Data Valid			
	-574Z	300 nS	_	1000 nS
	-674Z	100 mS	_	600 mS

ADC-574Z, 674Z Convert Mode Timing

Symbol	Parameter	Min.	Тур.	Max.
†DSC	STS Delay From CE		100 nS	200 nS
tHEC	CE Pulse Width	50 nS	30 nS	_
tssc	CS to CE Setup	50 nS	20 nS	
tHSC	CS Low during CE High	50 nS	20 nS	_
tSRC	R/C to CE Setup	50 nS	0	_
tHRC	R/C Low during CE High	50 nS	20 nS	-
†SAC	A to CE Setup	0	0	0
tHAC	A Valid during CD High	CD High 50 nS 20 nS		_
tC	Conversion Time, -574Z			
	12-bit cycle	15 µ.S	18 µS	25 µS
	8-bit cycle	10 µ S	13 µS	17 μS
•	Conversion Time, -674Z			
	12-bit cycle	9 µS	-	15 μS
	8-bit cycle	6 µS		10 μS


Built-in Sample/Hold

Both the ADC-574Z and the ADC-674Z contain internal sample-and-hold (S/H) capable of sampling inputs up to 5 KHz.

The R/ \overline{C} line controls the internal S/H. The 574Z/674Z sampling and conversion sequence begins when the R/ \overline{C} line makes a negative transition.

After the first two clock cycles, the input sample is taken and held. The A/D conversion follows this cycle with the duration controlled by the internal clock cycle.


Since the sample is taken relative to the R/ $\bar{\mathbb{C}}$ transition, Tacq is also the "aperture delay" of the S/H. The duration of Tacq is measured in clock cycles and is specified as 2.4 μ S \pm 0.6 μ S for the 574Z and 1.4 μ S \pm 0.4 μ S for the 674Z. The "aperture jitter" nominally allows converting signals of up to 5 KHz without an external sample-hold. Above 5 KHz, the internal S/H will be transparent.




Sample and Hold Function

Interface To An 8-Bit Data Bus

The $12/\overline{8}$ input will be tied either high or low in most applications. With $12/\overline{8}$ high, all 12 output lines become active simultaneously for interface to a 12- or 16-bit data bus. A_0 is ignored. Taking $12/\overline{8}$ low organizes the output in two 8-bit bytes, which are selected one at a time by A_0 . This allows an 8-bit data bus to be connected as shown above. A_0 is normally tied to the LSB of the address bus for storing the converter's output in two consecutive memory locations. This two byte format is called "left justified data" for which a decimal point is assumed to the left of byte 1. In addition, A_0 may be toggled at any time without damage to the converter. Break-before-make switching is guaranteed between two data bytes, which assures that the outputs strapped together as shown are never enabled at the same time.



FAST A/D WITH SAMPLE HOLD



The above diagram shows the ADC-574Z, -674Z configured for unipolar (0 to + 10V) operation. Preceding the ADC-574Z, -674Z is DATEL's SHM-20, a 1 microsecond precision sample/hold. All sample/hold amplifiers are compatible with the ADC-574Z, -674Z; however, many will require an additional wide-band buffer amplifier to reduce their output impedance.

ORDERING INFORMATION				
MODEL NO.	TEMPCO			
ADC-574ZC ADC-574ZB ADC-574ZA ADC-674ZC ADC-674ZB ADC-674ZA	45 ppm/°C 25 ppm/°C 10 ppm/°C 45 ppm/°C 25 ppm/°C 10 ppm/°C			
ACCESSORIES Part Number TP100 or TP100K	Description Trimming Potentiometers			
	DS-0036B			

DATEL makes no representation that the use of these products in the circuits described herein, or use of other technical information contained herein, will not infringe upon existing or future patent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications subject to change without notice.

