SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986


- 8-Bit Resolution
- Easy Microprocessor Interface or Stand-**Alone Operation**
- Operates Ratiometrically or With 5-V Reference
- 4- or 8-Channel Multiplexer Options With Address Logic
- Shunt Regulator Allows Operation With High-Voltage Supplies
- Input Range 0 to 5 V With Single 5-V Supply
- Remote Operation With Serial Data Link
- **Inputs and Outputs are Compatible With** TTL and MOS
- Conversion Time of 32 μs at  $f_{clock} = 250 \text{ kHz}$
- Designed to Be Interchangeable With National Semiconductor ADC0834 and **ADC0838**


DEVICE	TOTAL UNADJUSTED ERROR						
DEVICE	A SUFFIX	B SUFFIX					
ADC0834	±1 LSB	± 1/2 LSB					
ADC0838	± 1 LSB	± 1/2 LSB					


### description

These devices are 8-bit successive- approximation analog-to-digital converters, each with an input-configurable multichannel plexer and serial input/output. The serial input/ output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing with most popular microprocessors is readily available from the factory.


The ADC0834 (4-channel) and ADC0838 (8-channel) multiplexer is software configured forsingle-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for commonmode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.








ADC0838 . . . FN PACKAGE



The ADC0834AC, ADC0834BC, ADC0838AC, and ADC0838BC are characterized for operation from 0°C to 70°C. The ADC0834AI, ADC0834BI, ADC0838AI, and ADC0838BI are characterized for operation from -40°C to 85°C.

TEXAS

SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986



NOTE A: For the ADC0834, DI is input directly to the D input of SELECT 1; SELECT 0 is forced to a high.

SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

### functional description

The ADC0834 and ADC0838 use a sample data comparator structure that converts differential <u>analog</u> inputs by a successive-approximation routine. Operation of both devices is similar with the exception of  $\overline{SE}$ , an analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single-ended), to an adjacent input (differential), or to a common terminal (pseudo-differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (-) polarity. If the signal input applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial data link from the controlling processor. A serial-communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer addressing sequence. The multiplexer address is shifted into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single-ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the ADC0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting  $\overline{CS}$  low, which enables all logic circuits.  $\overline{CS}$  must be held low for the complete conversion process. A clock input is then received from the processor. On each low-to-high transition of the clock input, the data on DI is clocked into the multiplexer address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit is shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The SAR Status output (SARS) goes high to indicate that a conversion is in progress, and DI to the multiplexer shift register is disabled the duration of the conversion.

An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. The data output DO comes out of the high-impedance state and provides a leading low for this one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive ladder output. As the conversion proceeds, conversion data is simultaneously output from the DO output pin, with the most significant bit (MSB) first.

After eight clock periods, the conversion is complete and the SARS output goes low.

The ADC0834 outputs the least-significant-bit-first data after the MSB-first data stream. If  $\overline{SE}$  is held high on the ADC0838, the value of the least significant bit (LSB) will remain on the data line. When  $\overline{SE}$  is forced low, the data is then clocked out as LSB-first data. (To output LSB first,  $\overline{SE}$  must first go low, then the data stored in the 9-bit shift register outputs LSB first.) When  $\overline{CS}$  goes high, all internal registers are cleared. At this time the output circuits go to the high-impedance state. If another conversion is desired,  $\overline{CS}$  must make a high-to-low transition followed by address information.




SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

### functional description (continued)

DI and DO can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because DI is only examined during the multiplexer addressing interval and DO is still in a high-impedance state.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

## sequence of operation



### ADC0834 MUX ADDRESS CONTROL LOGIC TABLE

	СНА	NNEL	NUMB	ER		
SGL/DIF	ODD/EVEN	SELECT BIT 1	0	1	2	3
L L L	L L H H	L H L H	+	+	+	-+
H H H	L L H	L H L H	+	+	+	+

H = high level, L = low level, - or + = polarity of selected input pin



## sequence of operation

## ADC0838 tsu cs \_\_\_ MUX Addressing SGL Start Bit Dont Care DI DIF Even HI-Z SARS SE MUX Settling Time LSB-First Data MSB-First Data HI-Z HI-Z MSB DO SE Used to Control LSB First Data SE MUX Settling Time LSB-Held MSB-First Data LSB-First Data MSB LSB DO.

SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

#### ADC0838 MUX ADDRESS CONTROL LOGIC TABLE

MUX ADDRESS				SE	LECTE	D CHA	NNEL	NUMB	ER			
SGL/DIF	ODD/EVEN	SEL	ECT		0		1		2		3	СОМ
3GL/DII	ODD/EVEN	1	0	0	1	2	3	4	5	6	7	
L	L	L	L	+	_							
L	L	L	Н			+	-					
L	L	Н	L					+	-			
L	L	Н	Н							+	_	
L	Н	L	L	_	+							
L	Н	L	Н			_	+					
L	Н	Н	L					-	+			
L	Н	Н	Н							-	+	
Н	L	L	L	+								-
Н	L	L	Н			+						-
Н	L	Н	L					+				-
Н	L	Н	Н							+		-
Н	Н	L	L		+							-
Н	Н	L	Н				+					_
Н	Н	Н	L						+			_
Н	Н	Н	Н								+	-

H = high level, L = low level, - or + = polarity of selected input

## absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Notes 1 and 2)	6 5 V
Input voltage range: Logic	0.3 V to 15 V
Analog	. $-0.3 \text{ V to V}_{CC}$ + 0.3 V
Input current: V+ input	15 mA
Any other input	±5 mA
Total input current for package	±20 mA
Operating free-air temperature range: AC and BC suffixes	0°C to 70°C
Al and Bl suffixes	40°C to 85°C
Storage temperature range	65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resist or is recommended to limit current into the V+ input.



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

## recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	6.3	V
VIH	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				8.0	V
fclock	Clock frequency				400	kHz
	Clock duty cycle (see Note 3)				60	%
twH(CS)	Pulse duration, CS high		220			ns
t <sub>su</sub>	Setup time, CS low, SE low, or data v	/alid before clock↑	350			ns
th	Hold time, data valid after clock↑					ns
TA	Operating free-air temperature	AC and BC suffixes	0		70	°C
'A	Operating need an temperature	Al and Bl suffixes	-40		85	

NOTE 3: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 µs.

# electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = V_{+} = 5 \text{ V}$ , $f_{clock} = 250 \text{ kHz}$ (unless otherwise noted)

### digital section

PARAMETER		TEST CO.	TEST CONDITIONST		<b>BC SUF</b>	FIX	AI,	LINUT		
		TEST CONDITIONST		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
\/-··	Lligh love output voltage	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -360 μA	2.8			2.4			V
VOH	High-levl output voltage	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -10 μA	4.6			4.5			V
VOL	Low-levl output voltage	$V_{CC} = 5.25 \text{ V},$	I <sub>OH</sub> = 1.6 mA			0.34			0.4	V
lН	High-level input current	V <sub>IH</sub> = 5 V			0.005	1		0.005	1	μΑ
Ι <sub>Ι</sub> Γ	Low-level input current	V <sub>IL</sub> = 0			-0.005	-1		-0.005	-1	μΑ
IOH	High-level output (source) current	VOH = 0,	T <sub>A</sub> = 25°C	-6.5	-14		-6.5	-14		mA
lOL	Low-level output (sink) current	$V_{OL} = V_{CC}$	T <sub>A</sub> = 25°C	8	16		8	16		mA
I <sub>OZ</sub>	High-impedance-state output	$V_0 = 5 V$ ,	T <sub>A</sub> = 25°C		0.01	3		0.01	3	
02	current (DO or SARS)	$V_{O} = 0,$	T <sub>A</sub> = 25°C		-0.01	-3		-0.01	-3	μΑ
Ci	Input capacitance		·					5		pF
Co	Output capacitance							5		pF

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified).



<sup>‡</sup> All typical values are at  $V_{CC} = V_{+} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

electrical characteristics over recommended range of operating free-air temperature,  $V_{CC} = V + = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted) (continued)

### analog and converter section

	PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
	Common-mode input voltage range			-0.05			
VICR			See Note 3	to			V
			V <sub>CC</sub> +0.05				
		On-channel	V <sub>I</sub> = 5 V			1	
 	Standby input current (see Note 4)	Off-channel	V <sub>I</sub> = 0			-1	
II(stdby)		On-channel	V <sub>I</sub> = 0			-1	μΑ
		Off-channel	V <sub>I</sub> = 5 V			1	
ri(REF)	Input resistance to reference ladder			1.3	2.4	5.9	kΩ

### total device

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
٧z	Internal zener diode breakdown voltage	I <sub>I</sub> = 15 mA at V+ pin, See Note 2	6.3	7	8.5	V
ICC	Supply current			1	2.5	mA

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage.

- NOTES: 4. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.
  - 5. If channel IN- is more positive than channel IN+, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that conduct forward current for analog input voltages one diode drop above V<sub>CC</sub>. Care must be taken during testing at low V<sub>CC</sub> levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog input s that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V<sub>CC</sub> of 4.950 V for all variations of temperature and load.
  - 6. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $V_{+} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

## operating characteristics V + = 5 V, $f_{clock}$ = 250 kHz, $t_r$ = $t_f$ = 20 ns, $T_A$ = 25°C (unless otherwise noted)

DADAMETED		TEST CONDITIONS	AI, AC SUFFIX			BI, I	FIX	LINUT		
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Supply-voltage variation error		V <sub>CC</sub> = 4.75 V to 5.25 V		±1/16	±1/4		±1/16	±1/4	LSB
	Intal linadilisted error (see Note 6)		V <sub>ref</sub> = 5 V, T <sub>A</sub> = MIN to MAX			±1			±1/2	LSB
	Common-mode error		Differential mode		±1/16	±1/4		±1/16	±1/4	LSB
	Change in zero-error from V <sub>CC</sub> = 5 V to internal zener diode operation (see Note 2)		I <sub>I</sub> = 15 mA at V+ pin, V <sub>ref</sub> = 5 V, V <sub>CC</sub> open			1			1	LSB
t <sub>m</sub> at	Propagation delay time, output	MSB-first data	C <sub>I</sub> = 100 pF		650	1500		650	1500	ns
<sup>t</sup> pd	data after CLK↓, (see Note 7)	LSB-first data	OL = 100 pr		250	600		250	600	115
t <sub>dos</sub>	Output disable time,		$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$		125	250		125	250	ns
1005	DO or SARS after CS↑		$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$			500			500	115
t <sub>conv</sub>	Conversion time (multiplexer addressing time not included)					8			8	clock periods

<sup>†</sup> All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES:2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.
- 6. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.
- 7. The most significant bit (MSB) data is output directly from the comparator and therefore requires additional delay to allow for comparator response time.

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Data Input Timing

### PARAMETER MEASUREMENT INFORMATION






Figure 2. Data Output Timing



**LOAD CIRCUIT** 



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Output Disable Time Test Circuit and Voltage Waveforms



### **TYPICAL CHARACTERISTICS**

## **UNADJUSTED OFFSET ERROR** REFERENCE VOLTAGE 16 $V_{I(+)} = V_{I(-)} = 0 V$ 14 12 Offset Error - LSB 10 8 6 4 2 0.01 10 0.1 V<sub>ref</sub> - Reference Voltage - V

Figure 4




Figure 6




Figure 5






Figure 7



### **TYPICAL CHARACTERISTICS**







#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated