

# 16 V Quad Operational Amplifier

ADD8704

#### **FEATURES**

Single-supply operation: 4.5 V to 16.5 V Upper/lower buffers swing to VDD/GND Continuous output current: 35 mA VCOM peak output current: 250 mA

Offset voltage: 15 mV Slew rate: 6 V/µs

Unity gain stable with large capacitive loads

Supply current: 700 µA per amplifier Drop-in replacement for EL5420

#### **APPLICATIONS**

TFT LCD monitor panels
TFT LCD notebook panels
Communications equipment
Portable instrumentation
Electronic games

#### **GENERAL DESCRIPTION**

The ADD8704 is a single-supply quad operational amplifier that has been optimized for today's low cost TFT LCD notebook and monitor panels. Output channels A and D swing to the rail for use as end-point gamma references. Output channels B and C provide high continuous and peak current drive for use as  $V_{\rm COM}$  or repair amplifiers; they can also be used as midpoint gamma references. All four amplifiers have excellent transient response and have high slew rate and capacitive load drive capability. The ADD8704 is specified over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range and is available in either a 14-lead TSSOP or a 16-lead LFCSP package for thin, portable applications.

Table 1. Input/Output Characteristics

Channel	V <sub>IH</sub>	VIL	I <sub>0</sub> (mA)	I <sub>sc</sub> (mA)	
Α	V <sub>DD</sub> – 1.7 V	GND	15	150	
В	V <sub>DD</sub> – 1.7 V	GND	35	250	
C	$V_{DD}$	GND	35	250	
D	$V_{DD}$	GND + 1.7 V	15	150	
WWW.DZSG.COM					

#### **PIN CONFIGURATIONS**




Figure 1. 14-Lead TSSOP (RU Suffix)




Figure 2. 16-Lead CSP (CP Suffix)

## **TABLE OF CONTENTS**

Electrical Characteristics	Input	12
Absolute Maximum Ratings5	Output	12
Typical Performance Characteristics	Important Note	12
Application Information12	Outline Dimensions	14
Theory	Ordering Guide	14

#### **REVISION HISTORY**

Revision 0: Initial Version

**ELECTRICAL CHARACTERISTICS** Table 2.  $V_S = 16 \text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A @ 25^{\circ}\text{C}$ , unless otherwise noted

Parameter	Symbol	Condition	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos			2	15	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		10		μV/°(
Input Bias Current	I <sub>B</sub>			200	1100	nA
·		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			1500	nA
Input Offset Current	los			10	100	nA
•		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			250	nA
Common-Mode Rejection Ratio	CMRR	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$				
Amp A		$V_{CM} = 0$ to $(V_S - 1.7 V)$	54	95		dB
Amp B		$V_{CM} = 0$ to $(V_S - 1.7 \text{ V})$	54	95		dB
Amp C		$V_{CM} = 0$ to $V_S$	54	95		dB
Amp D		$V_{CM} = 1.7 \text{ V to V}_{S}$	54	95		dB
Large Signal Voltage Gain	AVO	$R_L = 10 \text{ k}\Omega$ , $V_O = 0.5 \text{ to } (V_S - 0.5 \text{ V})$	1	10		V/m\
Input Impedance	Z <sub>IN</sub>	1.2 10 1.2, 10 0.5 10 (15 0.5 1)		400		kΩ
Input Capacitance	CIN			1		pF
OUTPUT CHARACTERISTIS	CIIV			•		۲'
Output Voltage High (A)	V <sub>OH</sub>	I <sub>L</sub> = 100 μA		15.985		V
Optimized for Low Swing	VOH	$I_1 = 5 \text{ mA}$	15.6	15.75		v
optimized for Low Swiling		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	15.5	13.73		v
Output Voltage High (B)	V <sub>OH</sub>	I <sub>L</sub> = 100 μA	13.3	15.995		v
Optimized for V <sub>COM</sub>	VOH	$I_L = 5 \text{ mA}$	15.8	15.995		V
Optimized for vcom		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	15.75	13.9		V
Output Voltage High (C)	Voh	$I_L = 100 \mu\text{A}$	13.73	15.995		V
Optimized for Midrange	VOH	$I_L = 5 \text{ mA}$	15.8	15.995		V
Optimized for Midrarige		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	15.75	13.5		V
Output Voltage High (D)	V <sub>OH</sub>	$I_L = 100 \mu\text{A}$	15./5	15.99		V
Optimized for High Swing	VOH	$I_L = 5 \text{ mA}$	15.75	15.85		V
Optimized for High Swing		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	15.65	13.03		V
Output Voltage Levy (A)	Vol		13.03	20		mV
Output Voltage Low (A)	VOL	$I_L = 100 \mu\text{A}$ $I_L = 5 \text{mA}$		80	200	mV
Optimized for Low Swing				80		
Outrout Valtaga Laur (D)	.,	-40°C ≤ T <sub>A</sub> ≤ +85°C		_	300	mV
Output Voltage Low (B)	V <sub>OL</sub>	$I_L = 100 \mu\text{A}$		5	150	mV
Optimized for V <sub>COM</sub>		$I_L = 5 \text{ mA}$		50	150	mV
Out 14 Valta and Laur (C)	.,	$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$		_	250	mV
Output Voltage Low (C)	V <sub>OL</sub>	$I_L = 100 \mu\text{A}$		5	150	mV
Optimized for Midrange		$I_L = 5 \text{ mA}$		50	150	mV
0	.,	-40°C ≤ T <sub>A</sub> ≤ +85°C		50	250	mV
Output Voltage Low (D)	Vol	$I_L = 100 \mu\text{A}$		50	500	mV
Optimized for High Swing		$I_L = 5 \text{ mA}$		375	500	mV
5 0 5 (4		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		4.5	600	mV
Continuous Output Current (A and D)	l <sub>out</sub>			15 25		mA
Continuous Output Current (B and C)	Іоит	V 16V		35		mA
Peak Output Current (A and D)	I <sub>PK</sub>	$V_S = 16 \text{ V}$		50		mA
Peak Output Current (B and C)	I <sub>PK</sub>	$V_{S} = 16 \text{ V}$		200		mA
SUPPLY CHARACTERISTICS	.,					
Supply Voltage	Vs		4.5		16	V
Power Supply Rejection Ratio	PSRR	$V_S = 4 \text{ V to } 17 \text{ V}, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	70	90		dB
Total Supply Current	I <sub>SY</sub>	$V_0 = V_s/2$ , No Load		2.8	3.4	mA
		$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$			4	mA

# ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega, C_L = 200 \text{ pF}$	4	6		V/µs
Gain Bandwidth Product	GBP	$R_L = 10 \text{ k}\Omega$ , $C_L = 40 \text{ pF}$		5.8		MHz
–3 dB Bandwidth	BW	$R_L = 10 \text{ k}\Omega$ , $C_L = 40 \text{ pF}$		6.8		MHz
Phase Margin	Øo	$R_L = 10 \text{ k}\Omega$ , $C_L = 40 \text{ pF}$		55		Degrees
Channel Separation				75		dB
NOISE PERFORMANCE						
Voltage Noise Density (A, B, and C)	e <sub>n</sub>	f = 1  kHz		26		nV/√Hz
	en	f = 10 kHz		25		nV/√Hz
Voltage Noise Density (D)	en	f = 1 kHz		36		nV/√Hz
	e <sub>n</sub>	f = 10 kHz		35		nV/√Hz
Current Noise Density	in	f = 10 kHz		0.8		pA/√Hz

### **ABSOLUTE MAXIMUM RATINGS**

Table 3. ADD8704 Stress Ratings1

	1 0010 0 112 2 0 , 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	
•	Parameter	Rating
•	Supply Voltage (V <sub>s</sub> )	18 V
	Input Voltage	$-0.5 \text{ V to V}_{\text{S}} + 0.5 \text{ V}$
	Differential Input Voltage	Vs
	Storage Temperature Range	−65°C to +150°C
	Operating Temperature Range	-40°C to +85°C
	Junction Temperature Range	−65°C to +150°C
	Lead Temperature Range	300°C
	ESD Tolerance (HBM)	±1500 V
	ESD Tolerance (MM)	175 V

**Table 4. Package Characteristics** 

Package Type	$\theta_{JA}^2$	θ <sub>JC</sub>	Unit
14-Lead TSSOP (RU)	180	35	°C/W
16-Lead LFCSP (CP)	38 <sup>3</sup>	30 <sup>3</sup>	°C/W

<sup>&</sup>lt;sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this part features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $<sup>^2</sup>$   $\theta_{JA}$  is specified for worst-case conditions, i.e.,  $\theta_{JA}$  is specified for devices soldered onto a circuit board for surface-mount packages.

<sup>&</sup>lt;sup>3</sup> DAP is soldered down to PCB.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Input Offset Voltage,  $V_S = 16 V$ 




Figure 4. Input Offset Voltage Drift,  $V_S = 16 V$ 




Figure 5. Input Bias Current vs. Temperature




Figure 6. Offset Voltage vs. Common-Mode Voltage




Figure 7. Input Bias Current vs. Temperature




Figure 8. Input Offset Current vs. Temperature




Figure 9. Channel A Output Voltage vs. Load Current




Figure 10. Channel B Output Voltage vs. Load Current




Figure 11. Channel C Output Voltage vs. Load Current




Figure 12. Channel D Output Voltage vs. Load Current




Figure 13. Output Source Voltage vs. Load Current, All Channels




Figure 14. Output Sink Voltage vs. Load Current, All Channels




Figure 15. Output Source Voltage vs. Temperature




Figure 16. Output Sink Voltage vs. Temperature




Figure 17. Supply Current vs. Supply Voltage




Figure 18. Supply Current vs. Temperature




Figure 19. Frequency vs. Gain and Shift




Figure 20. Frequency vs. Gain and Shift




Figure 21. Closed-Loop Gain vs. Frequency




Figure 22. Output Swing vs. Frequency




Figure 23. Impedance vs. Frequency




Figure 24. Common-Mode Rejection vs. Frequency




Figure 25. Common-Mode Rejection vs. Frequency




Figure 26. Overshoot vs. Capacitive Load




Figure 27.Gain vs. Capacitive Load




Figure 28. Gain vs. Resistive Load




Figure 29. Transient Load Response




Figure 30. No Phase Reversal




Figure 31. Small-Signal Transient Response




Figure 32. Small-Signal Transient Response




Figure 33. Large Signal Transient Response




Figure 34. Voltage Noise Density vs. Frequency




Figure 35. Voltage Noise Density vs. Frequency

#### APPLICATION INFORMATION

#### **THEORY**

The ADD8704 is designed for use in LCD gamma correction circuits. Depending on the panel architecture, between 4 and 18 different gamma voltages may be needed. These gamma voltages provide the reference voltages for the column driver RDACs. Due to the capacitive nature of LCD panels, it is necessary for these drivers to provide high capacitive load drive.

In addition to providing gamma reference voltages, these parts are also capable of providing the  $V_{\text{COM}}$  voltage.  $V_{\text{COM}}$  is the center voltage common to all the LCD pixels. Since the  $V_{\text{COM}}$  circuit is common to all the pixels in the panel, the  $V_{\text{COM}}$  driver is designed to supply continuous currents up to 35 mA.

#### **INPUT**

The ADD8704 has four amplifiers specifically designed for the needs of an LCD panel. Figure 36 shows a typical gamma correction curve for a normally white twisted nematic LCD panel. The symmetric curve comes from the need to reverse the polarity on the LC pixels to avoid "burning" in the image. The application therefore requires gamma voltages that come close to both supply rails. To accommodate this transfer function, the ADD8704 has been designed to have four different amplifiers in one package.




Figure 36. LCD Gamma Correction Curve

Amplifier A has a single-supply PNP input stage followed by a folded cascode stage. This provides an input range that goes to the bottom rail. This amplifier can therefore be used to provide the bottom voltage on the RDAC string.

Amplifier B (PNP folded cascode) swings to the low rail as well, but it provides 35 mA continuous output current versus 15 mA. This buffer is suitable for lower RDAC range, middle RDAC range, or  $V_{\text{COM}}$  applications.

Amplifier C is a rail-to-rail input range that makes the ADD8704 suitable for use anywhere on the RDAC as well as for  $V_{\text{COM}}$  applications.

Amplifier D has an NPN follower input stage. This covers the upper rail to GND plus 1.7 V. This amplifier is suitable for the upper range of the RDAC.

#### **OUTPUT**

The outputs of the amplifiers have been designed to match the performance needs of the gamma correction circuit. All four of the amplifiers have rail-to-rail outputs, but the current drive capabilities differ. Since amplifier A is suited for voltages close to  $V_{SS}$  (GND), the output is designed to sink more current than it sources; it can sink 15 mA of continuous current. Likewise, since amplifier D is primarily used for voltages close to  $V_{DD}$ , it sources more current. Amplifier D can source 15 mA of continuous current. Amplifiers B and C are designed for use as either midrange gamma or  $V_{COM}$  amplifiers. They therefore sink and source equal amounts of current. Since they are used as  $V_{COM}$  amplifiers, they have a drive capability of up to 35 mA of continuous current.

The nature of LCD panels introduces a large amount of parasitic capacitance from the column drivers as well as the capacitance associated with the liquid crystals via the common plane. This makes capacitive drive capability an important factor when designing the gamma correction circuit.

#### **IMPORTANT NOTE**

Because of the asymmetric nature of amplifiers A and D, care must be taken to connect an input that forces the amplifiers to operate in their most productive output states. Amplifier D has very limited sink capabilities, while amplifier A does not source well. If more than one ADD8704 is used, set the amplifier D input to enable the amplifier output to source current and set the amplifier A input to force a sinking output current. This means making sure the input is above the midpoint of the common-mode input range for amplifier D and below the midpoint for amplifier A. Mathematically speaking, make sure  $V_{\rm IN} > V_{\rm S}/2$  for amplifier D and  $V_{\rm IN} < V_{\rm S}/2$  for amplifier A.

Figure 37 shows an example using 4 ADD8704s to generate 10 gamma outputs. Note that the top three resistor tap-points are connected to the amplifier D inputs, thus assuring these channels will source current. Likewise, the bottom three resistor tap-points are connected to the amplifier A inputs to provide sinking output currents.




Figure 37. Using Four ADD8704s to Generate 10 Gamma Outputs

### **OUTLINE DIMENSIONS**





Figure 38. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 39. 16-Terminal Leadless Frame Chip Scale Package [LFCSP] (CP)
Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	
ADD8704ARU	−40°C to +85°C	14-Lead Thin Shrink SOIC	RU-14	
ADD8704ARU-REEL	−40°C to +85°C	14-Lead Thin Shrink SOIC	RU-14	
ADD8704ARUZ <sup>1</sup>	−40°C to +85°C	14-Lead Thin Shrink SOIC	RU-14	
ADD8704ARUZ-REEL <sup>1</sup>	−40°C to +85°C	14-Lead Thin Shrink SOIC	RU-14	
ADD8704ACPZ-R2 <sup>1</sup>	−40°C to +85°C	16-Terminal Leadless Frame Chip Scale	CP-16	
ADD8704ACPZ-REEL7 <sup>1</sup>	−40°C to +85°C	16-Terminal Leadless Frame Chip Scale	CP-16	

<sup>&</sup>lt;sup>1</sup> Z = Pb-free part.

# NOTES

**NOTES** 

