

# $5\Omega$ Max Ron, 4-/8-Channel $\pm 15V/12V/\pm 5V$ Multiplexers

ADG1408/ADG1409

## **Preliminary Technical Data**

### **FEATURES**

5Ω Max On Resistance
0.5Ω Max On Resistance Flatness
33 V Supply Maximum Ratings
Fully specified at ±15V/12V/±5V
3V Logic Compatible Inputs
Rail-to-Rail Operation
Break-Before-Make Switching Action
16-Lead TSSOP Packages
Typical Power Consumption (< 0.03 μW)

### **APPLICATIONS**


Relay Replacement
Audio and Video Routing
Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Systems
Sample-and-Hold Systems
Communication Systems

### **GENERAL DESCRIPTION**

The ADG1408 and ADG1409 are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG1408 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG1409 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

The ADG1408/ADG1409 are designed on an enhanced CMOS process that provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before- make switching action, preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

### **FUNCTIONAL BLOCK DIAGRAMS**



SWITCHES SHOWN FOR A "1" LOGIC INPUT

### **PRODUCT HIGHLIGHTS**

- 1.  $5\Omega$  Max On Resistance
- 2. 0.5Ω Max On Resistance Flatness
- 3. 3V Logic Compatible Digital Input  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$
- 4. 16 Lead TSSOP package

# **Preliminary Technical Data**

# **TABLE OF CONTENTS**

ADG1408/ADG1409—Specifications	1
Dual Supply3	i
Single Supply4	:
Absolute Maximum Ratings	,
ESD Caution	,
Pin Configurations (TSSOP)	!

Terminology	ر.
Typical Performance Characteristics	0
Test Circuits	2
Outline Dimensions	.5
Ordering Guide	6

### **REVISION HISTORY**

# ADG1408/ADG1409—SPECIFICATIONS

### **DUAL SUPPLY**<sup>1</sup>

Table 1.  $V_{DD}$  = +15 V  $\pm$  10%,  $V_{SS}$  = -15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Parameter	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{\text{SS}}$ to $V_{\text{DD}}$	V	
Ron	3			Ω typ	$V_D = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	4	5	5	Ω max	
Ron Flatness				Ω typ	$V_D = +10 \text{ V}, -10 \text{ V}$
	0.5			Ω max	
$\Delta R_{ON}$	0.5			Ω typ	$V_D = +10 \text{ V}, -10 \text{ V}$
				Ω max	
LEAKAGE CURRENTS					
Source OFF Leakage I <sub>s</sub> (OFF)	±0.01			nA typ	$V_D = \pm 10 \text{ V}, V_S = -10 \text{ V};$
200.00 01.				·	Test Circuit 2
	±0.5	±2.5	±50	nA max	±0.5
Drain OFF Leakage I <sub>D</sub> (OFF)					$V_D = \pm 10 \text{ V}; V_S = \pm 10 \text{ V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 3
ADG1409	±1	±50	±50	nA max	
Channel ON Leakage ID, Is (ON)					$V_S = V_D = \pm 10 \text{ V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 4
ADG1409	±1	±50	±50	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	2.0	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	±0.005			μA max	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
		±0.5	±0.5	μA max	
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
<b>t</b> transition	80	120	120	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		250	250	ns max	$V_{S1} = \pm 10 \text{ V}, V_{S8} = \pm 10 \text{ V};$
		230	250	113 IIIdx	Test Circuit 5
$T_BBM$	10	10	10	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
			1	ns min	V <sub>s</sub> = 10 V; Test Circuit 6
t <sub>on</sub> (EN)	85	125	125	ns typ	$R_L = 300 \Omega C_L = 35 pF;$
	150	225	225	ns max	V <sub>s</sub> = 5 V; Test Circuit 7
$t_{OFF}(EN)$	40	65	65	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		150	150	ns max	$V_S = 5 V$ ; Test Circuit 7
Charge Injection	20		20	pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF; Test Circuits}$
OFF Isolation	75			dB typ	$R_L = 1 \text{ k}\Omega, f = 100 \text{ kHz};$
Channel-to-Channel Crosstalk	85			dB typ	$V_{EN} = 0$ V; Test Circuit 9 RL = 1 k $\Omega$ , f = 100 kHz;
					Test Circuit 10
Total Harmonic Distortion, THD + N	0.002			% typ	$R_L = 600 \Omega$ , 5Vrms; f=20Hz to 20kHz
-3dB Bandwidth	50			MHz typ	$R_L = 300 \Omega$ , $C_L = 5 pF$ ; Test Circuit 10
				7.5	Test Circuit 10
C <sub>s</sub> (OFF)	15			pF typ	f = 1 MHz

# **Preliminary Technical Data**

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ADG1408	100			pF typ	
ADG1409	50			pF typ	
$C_D$ , $C_S$ (ON)					f = 1 MHz
ADG1408	150			pF typ	
ADG1409	75			pF typ	
POWER REQUIREMENTS					$V_{DD} = +16.5V, V_{SS} = -16.5V$
I <sub>DD</sub>	0.001			μA typ	Digital Inputs= 0 V or V <sub>DD</sub>
		5	5	μA max	
I <sub>DD</sub>	150			μA typ	Digital Inputs= 5 V
			300	μA max	
Iss	0.001			μA typ	Digital Inputs= 0 V or V <sub>DD</sub>
		5	5	μA max	
I <sub>GND</sub>	0.001			μA typ	Digital Inputs= 0 V or V <sub>DD</sub>
		5	5	μA max	
I <sub>GND</sub>	150			μA typ	Digital Inputs= 5 V
		5	300	μA max	

 $<sup>^1</sup>$  Temperature ranges are as follows: B Version:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ; T Version:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .  $^2$  Guaranteed by design, not subject to production test.

### SINGLE SUPPLY<sup>1</sup>

Table 2.  $V_{DD} = 12 \text{ V V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0$ to $V_{\text{DD}}$	V	
Ron	6			Ω typ	$V_D = 3 \text{ V}, 10 \text{ V}, I_S = -1 \text{ mA}$
	7	8	9	Ω max	
Ron Flatness				Ω typ	$V_D = 3 \text{ V}, 10 \text{ V}, I_S = -1 \text{ mA}$
	1.5			Ω max	
ΔRon	0.5			Ω typ	$V_D = 3 \text{ V}, 10 \text{ V}, I_S = -1 \text{ mA}$
				Ω max	
Channel ON Leakage ID, IS (ON)					$V_S = V_D = 8 \text{ V/0 V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 4
ADG1409	±1	±50	±50	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	2.0	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	0.8	V max	
Input Current					
InL or Inh		±10	±10	μA max	$V_{IN} = 0$ or $V_{DD}$
C <sub>IN</sub> , Digital Input Capacitance	8			pF typ	f = 1 MHz
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>transition</sub>	130			ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
					$V_{S1} = 8 \text{ V/O V}, V_{S8} = 0 \text{ V/8 V};$
					Test Circuit 5
$T_BBM$	10			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
			1	ns min	$V_S = 5 \text{ V}$ ; Test Circuit 6
ton (EN)	140			ns typ	$R_L = 300 \Omega C_L = 35 pF;$
					$V_S = 5 V$ ; Test Circuit 7
t <sub>OFF</sub> (EN)	60			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
					V <sub>S</sub> = 5 V; Test Circuit 7
Charge Injection	5			pC typ	$V_S = 0 \text{ V}, R_S = 0\Omega, C_L = 10 \text{ nF};$

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
					Test Circuit 8
OFF Isolation	-75			dB typ	$R_L = 1 \text{ k}\Omega \text{ f} = 100 \text{ kHz};$
					V <sub>EN</sub> = 0 V; Test Circuit 9
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 1 \text{ k}\Omega$ , $f = 100 \text{ kHz}$ ;
					Test Circuit 10
Total Harmonic Distortion, THD + N	0.002			% typ	$R_L = 600 \Omega$ , 5Vrms; $f=20Hz$ to $20kHz$
-3dB Bandwidth	50			MHz typ	$R_L = 300 \Omega$ , $C_L = 5 pF$ ; Test Circuit 10
C <sub>s</sub> (OFF)	15			pF typ	f = 1 MHz
C <sub>D</sub> (OFF)					f = 1 MHz
ADG1408	100			pF typ	
ADG1409	50			pF typ	
$C_D$ , $C_S$ (ON)					f = 1 MHz
ADG1408	150			pF typ	
ADG1409	75			pF typ	
POWER REQUIREMENTS					$V_{DD} = 13.2V$
I <sub>DD</sub>		1	1	μA typ	Digital Inputs= 0 V or VDD
		5	5	μA max	
$I_{DD}$	150			μA typ	Digital Inputs= 5
			300	μA max	

 $<sup>^1</sup>$  Temperature ranges are as follows: B Version: –40°C to +85°; T Version: –55°C to +125°.  $^2$  Guaranteed by design, not subject to production test.

### **DUAL SUPPLY**<sup>1</sup>

Table 3.  $V_{DD}$  = +5 V  $\pm$  10%,  $V_{SS}$  = -5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Parameter	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{\text{SS}}$ to $V_{\text{DD}}$	V	
Ron	6			Ωtyp	$V_D = \pm 3.3 \text{ V, } I_S = -10 \text{ mA}$
	7	8	10	Ω max	
$\Delta R_{ON}$	0.5			Ω max	$V_D = +3.3 \text{ V}, -3.3 \text{ V}$
LEAKAGE CURRENTS					
Source OFF Leakage I₅ (OFF)	±0.01			nA typ	$V_D = \pm 3.3 \text{ V}, V_S = -3.3 \text{ V};$ Test Circuit 2
	±0.5	±2.5	±50	nA max	
Drain OFF Leakage I <sub>D</sub> (OFF)					$V_D = \pm 3.3. \text{ V; } V_S = \pm 3.3 \text{ V;}$
ADG1408	±1	±100	±100	nA max	Test Circuit 3
ADG1409	±1	±50	±50	nA max	
Channel ON Leakage ID, Is (ON)					$V_S = V_D = \pm 3.3 \text{ V};$
ADG1408	±1	±100	±100	nA max	Test Circuit 4
ADG1409	±1	±50	±50	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	2.0	V min	
Input Low Voltage, VINL		0.8	0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	±0.005			μA max	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
		±0.5	±0.5	μA max	
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>transition</sub>		120	120	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;

Parameter	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
		252	250		$V_{S1} = \pm 10 \text{ V}, V_{S8} = \pm 10 \text{ V};$
		250	250	ns max	Test Circuit 5
Тввм				ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
			1	ns min	V <sub>S</sub> = 5 V; Test Circuit 6
t <sub>on</sub> (EN)	85	125	125	ns typ	$R_L = 300 \Omega C_L = 35 pF;$
	150	225	225	ns max	V <sub>S</sub> = 5 V; Test Circuit 7
t <sub>OFF</sub> (EN)		65	65	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		150	150	ns max	V <sub>S</sub> = 5 V; Test Circuit 7
Charge Injection	20			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF; Test Circuit}$
OFF Isolation	<b>-</b> 75		<b>–</b> 75	dB typ	$R_L = 1 \text{ k}\Omega$ , $f = 100 \text{ kHz}$ ;
				1	V <sub>EN</sub> = 0 V; Test Circuit 9
Channel-to-Channel Crosstalk	85		85	dB typ	$RL = 1 \text{ k}\Omega, f = 100 \text{ kHz};$
					Test Circuit 10
Total Harmonic Distortion, THD + N	0.002			% typ	$R_L = 600 \Omega$ , 5Vrms; f=20Hz to 20kHz
-3dB Bandwidth	50			MHz typ	$R_L = 300 \Omega$ , $C_L = 5 pF$ ; Test Circuit 10
					Test Circuit 10
C <sub>s</sub> (OFF)	15			pF typ	f = 1 MHz
C <sub>D</sub> (OFF)					f = 1 MHz
ADG1408	100			pF typ	
ADG1409	50			pF typ	
$C_D$ , $C_S(ON)$					f = 1 MHz
ADG1408	150			pF typ	
ADG1409	75			pF typ	
POWER REQUIREMENTS					$V_{DD} = +16.5V, V_{SS} = -16.5V$
I <sub>DD</sub>	0.001			μA typ	Digital Inputs= 0 V or V <sub>DD</sub>
		5	5	μA max	
$I_{DD}$	150			μA typ	Digital Inputs= 5 V
			300	μA max	
Iss	0.001			μA typ	Digital Inputs= 0 V or V <sub>DD</sub>
		5	5	μA max	
I <sub>GND</sub>	0.001			μA typ	Digital Inputs= 0 V or V <sub>DD</sub>
		5	5	μA max	
I <sub>GND</sub>	150			μA typ	Digital Inputs= 5 V
		5	300	μA max	

 $<sup>^1</sup>$  Temperature ranges are as follows: B Version:  $-40^\circ\text{C}$  to  $+85^\circ\text{C};$  Y Version:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Table 4. Absolute Maximum Ratings ( $T_A = 25$ °C, unless otherwise noted.)

Parameter	Rating
$V_{DD}$ to $V_{SS}$	36 V
V <sub>DD</sub> to GND	−0.3 V to +25 V
$V_{SS}$ to GND	+0.3 V to −25 V
Analog, Digital Inputs <sup>2</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{V or } 20 \text{ mA},$ Whichever Occurs First
Continuous Current, S or D	30 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty Cycle max)	100 mA
Operating Temperature Range	
Industrial (B Version)	−40° C to +85°C
Automotive (Y Version)	–40° C to +125°C
Storage Temperature Range	−65° C to +150°C
Junction Temperature	150°C

Parameter	Rating
TSSOP Package, Power Dissipation	450 mW
$\theta_{JA}$ , Thermal Impedance	150.4°C/W
$\theta_{JC}$ , Thermal Impedance	50°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

<sup>&</sup>lt;sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>2</sup> Overvoltages at A, EN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

# **PIN CONFIGURATIONS - TSSOP**




Figure 1. Pin Configurations - TSSOP

Table 5. ADG408 Truth Table

A2	A1	A0	EN	ON SWITCH
X	X	Х	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Table 6. ADG409 Truth Table

			ON SWITCH	
Al	A0	EN	PAIR	
X	Χ	0	NONE	
0	0	1	1	
0	1	1	2	
1	0	1	3	
1	1	1	4	

# **Preliminary Technical Data**

### ADG1408/ADG1409

### **TERMINOLOGY**

V<sub>DD</sub> Most positive power supply potential.

 $V_{SS}$  Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground.

GND Ground (0 V) reference.

R<sub>ON</sub> Ohmic resistance between D and S.

 $\begin{array}{lll} \Delta R_{ON} & \text{Difference between the $R_{ON}$ of any two channels.} \\ I_{S} \, (\text{OFF}) & \text{Source leakage current when the switch is off.} \\ I_{D} \, (\text{OFF}) & \text{Drain leakage current when the switch is off.} \\ I_{D}, \, I_{S} \, (\text{ON}) & \text{Channel leakage current when the switch is on.} \end{array}$ 

V<sub>D</sub> (v<sub>S</sub>) Analog voltage on terminals D, S.

 $C_S$  (OFF) Channel input capacitance for OFF condition.  $C_D$  (OFF) Channel output capacitance for OFF condition.

C<sub>D</sub>, C<sub>S</sub> (ON) ON switch capacitance.
Cl<sub>N</sub> Digital input capacitance.

t<sub>ON</sub> (EN)

Delay time between the 50% and 90% points of the digital input and switch ON condition.

t<sub>OFF</sub> (EN)

Delay time between the 50% and 90% points of the digital input and switch OFF condition.

Delay time between the 50% and 90% points of the digital inputs and the switch ON condition when switching from

ttransition one address state to another.

topen OFF time measured between the 80% point of both switches when switching from one address state to another.

 $\begin{array}{lll} V_{\text{INL}} & & \text{Maximum input voltage for Logic 0.} \\ V_{\text{INH}} & & \text{Minimum input voltage for Logic 1.} \\ I_{\text{INL}} \left( I_{\text{INH}} \right) & & \text{Input current of the digital input.} \end{array}$ 

I<sub>DD</sub> Positive supply current.I<sub>SS</sub> Negative supply current.

Off Isolation A measure of unwanted signal coupling through an OFF channel.

Charge Injection A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Bandwidth The frequency at which the output is attenuated by 3dBs.
On Response The Frequency response of the "ON" switch.

THD + N The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

Pov. B | Page 0 of 16

# TYPICAL PERFORMANCE CHARACTERISTICS

**TBD** 

**TBD** 

TPC 1. On Resistance as a Function of VD(VS) for for Single Supply

**TBD** 

TPC 4. On Resistance as a Function of VD(VS) for Different Temperatures,

Single Supply

**TBD** 

TPC 2. On Resistance as a Function of VD(VS) for Dual Supply

**TBD** 

TPC 3. On Resistance as a Function of VD(VS) for Different Temperatures,  $Single\ Supply$ 

TPC 5. On Resistance as a Function of VD(VS) for Different Temperatures,

Dual Supply

**TBD** 

TPC 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

**TBD** 

**TBD** 

TPC 10. TON/TOFF Times vs. Temperature)

TPC 7. Leakage Currents as a function of Temperature

**TBD** 

TPC 8 Supply Currents vs. Input Switching Frequency

**TBD** 

TPC 9 . Charge Injection vs. Source Voltage

**TBD** 

TPC 11 Off Isolation vs. Frequency

**TBD** 

TPC 12 Crosstalk vs. Frequency


**TBD** 

TPC 13. On Response vs. Frequency


# TBD

TPC 14. THD + N vs. Frequency


### **TEST CIRCUITS**




Test Circuit 1. On Resistance
Figure 2. Test Circuit 1. On Resistance



Test Circuit 2.  $I_s$  (OFF) Figure 3. Test Circuit 2.  $I_s$  (OFF)




Test Circuit 3.  $I_D$  (OFF) Figure 4. Test Circuit 3.  $I_D$  (OFF)



Test Circuit 4. I<sub>D</sub> (ON)

Figure 5. Test Circuit 4. I<sub>D</sub> (ON)



Test Circuit 5. Switching Time of Multiplexer, t<sub>TRANSITION</sub>

Figure 6. Test Circuit 5. Switching Time of Multiplexer, ttransition




Figure 7. Test Circuit 6. Break-Before-Make Delay, topen




Figure 8. Test Circuit 7. Enable Delay, ton (EN), toff (EN)




Figure 9. Test Circuit 8. Charge Injection





Figure 10. Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk

Figure 11. Test Circuit 10. Channel-to-Channel Crosstalk

# **OUTLINE DIMENSIONS**

### 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

Dimensions shown in millimeters




Figure 12. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)

**Preliminary Technical Data** 

# **ORDERING GUIDE**

Model	Temperature Range	Package Option <sup>1</sup>
ADG1408BRU	−40°C to +125°C	RU-16
ADG1409BRU	−40°C to +125°C	RU-16

<sup>&</sup>lt;sup>1</sup> RU = Thin Shrink Small Outline Package (TSSOP)