

Dual SPDT Switch

ADG436


FEATURES

44 V Supply Maximum Ratings V_{SS} to V_{DD} Analog Signal Range Low On Resistance (12 Ω Typ) Low ΔR_{ON} (3 Ω Max) Low R_{ON} Match (2.5 Ω Max) Low Power Dissipation **Fast Switching Times** t_{ON} < 175 ns t_{OFF} < 145 ns Low Leakage Currents (5 nA Max) Low Charge Injection (10 pC)

Break-Before-Make Switching Action

APPLICATIONS Audio and Video Switching Battery Powered Systems Test Equipment Communications Systems

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG436 is a monolithic CMOS device comprising two independently selectable SPDT switches. It is designed on an LC²MOS process which provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring good linearity and low distortion when switching audio signals. High switching speed also makes the part suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the part ideally suited for portable and battery powered instruments.

Each switch conducts equally well in both directions when ON and has an input signal range which extends to the power supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

- 1. Extended Signal Range The ADG436 is fabricated on an enhanced LC²MOS process, giving an increased signal range which extends to the supply rails.
- 2. Low Power Dissipation
- 3. Low Ron
- 4. Single Supply Operation For applications where the analog signal is unipolar, the ADG436 can be operated from a single rail power supply.

ADG436-SPECIFICATIONS1

Dual Supply $(V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, GND = 0 \text{ V}, unless otherwise noted})$

Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/ Comments
ANALOG SWITCH				
Analog Signal Range		V_{SS} to V_{DD}	V	
R_{ON}	12		Ω typ	$V_D = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
		25	Ω max	
$\Delta R_{ m ON}$	1		Ω typ	$V_D = -5 \text{ V}, 5 \text{ V}, I_S = -10 \text{ mA}$
		3	Ω max	
R _{ON} Match	1		Ω typ	$V_D = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
		2.5	Ω max	
LEAKAGE CURRENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.005		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \pm 15.5 \text{ V}$
	±0.25	±5	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.05		nA typ	$V_{\rm S} = V_{\rm D} = \pm 15.5 \text{ V}$
	±0.4	±5	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current				
I _{INL} or I _{INH}		±0.005	μA typ	$V_{IN} = 0 \text{ V or } V_{DD}$
		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²				
t _{ON}	70		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
ON		125	ns max	$V_S = \pm 10 \text{ V}$; Test Circuit 4
$t_{ m OFF}$	60	123	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
-011		120	ns max	$V_S = \pm 10 \text{ V}$; Test Circuit 4
Break-Before-Make Delay, topen	10		ns min	$R_L = 300 \Omega, C_L = 35 pF;$
J. OILIN				$V_S = +5 \text{ V}$; Test Circuit 5
Charge Injection	10		pC typ	$V_D = 0 \text{ V}, R_D = 0 \Omega, C_L = 10 \text{ nF};$
,				Test Circuit 6
OFF Isolation	72		dB typ	$R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				$V_S = 2.3 \text{ V rms}$, Test Circuit 7
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				$V_S = 2.3 \text{ V rms}$, Test Circuit 8
C_{S} (OFF)	10		pF typ	
$C_D, C_S (ON)$	30		pF typ	
POWER REQUIREMENTS				
$I_{ m DD}$	0.05		mA typ	Digital Inputs = 0 V or 5 V
		0.35	mA max	
I_{SS}	0.01		μA typ	
	1	5	μA max	
$V_{\mathrm{DD}}/V_{\mathrm{SS}}$		±3/±20	V min/V max	$ V_{DD} = V_{SS} $

NOTES

Specifications subject to change without notice.

 $^{^{1}}Temperature$ range is as follows: B Version, $-40\,^{\circ}C$ to +85 $^{\circ}C.$

²Guaranteed by design, not subject to production test.

Single Supply $(V_{DD} = +12 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, \text{unless otherwise noted})$

Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/ Comments
ANALOG SWITCH				
Analog Signal Range		0 to V_{DD}	V	
R_{ON}	20	1.0	Ω typ	$V_D = +1 \text{ V}, +10 \text{ V}, I_S = -1 \text{ mA}$
R _{ON} Match		40 2.5	Ω max Ω max	
LEAKAGE CURRENTS				$V_{DD} = +13.2 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.005		nA typ	$V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V}$
	±0.25	±5	nA max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.05		nA typ	$V_S = V_D = 12.2 \text{ V/1 V}$
G 27 c (,	±4	±5	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current				
I_{INL} or I_{INH}		±0.005	μA typ	$V_{IN} = 0 \text{ V or } V_{DD}$
		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²				
t_{ON}	100		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		200	ns max	$V_S = +8 \text{ V}$; Test Circuit 4
$t_{ m OFF}$	90		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		180	ns max	$V_S = +8 \text{ V}$; Test Circuit 4
Break-Before-Make Delay, t _{OPEN}	10		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
				$V_S = +5 V$; Test Circuit 5
Charge Injection	10		pC typ	$V_D = 6 V, R_D = 0 \Omega, C_L = 10 nF;$
OFFI 1 :			15	Test Circuit 6
OFF Isolation	72		dB typ	$R_L = 75 \Omega, C_L = 5 pF, f = 1 MHz;$
Channel to Channel Caractelle	00		1D	$V_S = 1.15 \text{ V rms}$; Test Circuit 7
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
C_{S} (OFF)	10		pF typ	$V_S = 1.15 \text{ V rms}$, Test Circuit 8
$C_S(ON)$ $C_D, C_S(ON)$	30		pF typ	
	1 30		Pr typ	
POWER REQUIREMENTS				$V_{\rm DD} = +13.5 \text{ V}$
$I_{ m DD}$	0.05		mA typ	Digital Inputs = 0 V or 5 V
**		0.35	mA max	
$V_{ m DD}$		+3/+30	V min/V max	

NOTES

Temperature range is as follows: B Version, -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG436

ABSOLUTE MAXIMUM RATINGS¹

SOIC Package
θ_{JA} , Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec) +215°C
Infrared (15 sec)+220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG436 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table I. Truth Table

Logic	Switch A	Switch B
0	OFF	ON
1	ON	OFF

ORDERING GUIDE


Model	Temperature	Package	Package
	Range	Descriptions	Options
ADG436BN	-40°C to +85°C	Plastic DIP	N-16
ADG436BR	-40°C to +85°C	0.15" SOIC	R-16A

ADG436

TERMINOLOGY

V_{DD}	Most positive power supply potential.	t_{OFF}	Delay between applying the digital control
V_{SS}	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground.	t_{OPEN}	input and the output switching off. Break-before-make delay when switches are configured as a multiplexer.
GND	Ground (0 V) reference.	V_{INL}	Maximum input voltage for Logic "0."
S	Source terminal. May be an input or output.	V_{INH}	Minimum input voltage for Logic "1."
D	Drain terminal. May be an input or output.	I_{INL} (I_{INH})	Input current of the digital input.
IN	Logic control input.	Crosstalk	A measure of unwanted signal that is coupled
R_{ON}	Ohmic resistance between D and S.		through from one channel to another as a result
ΔR_{ON}	R _{ON} variation due to a change in the analog input voltage with a constant load current.	Off Isolation	of parasitic capacitance. A measure of unwanted signal coupling through an "OFF" switch.
R_{ON} Match I_{S} (OFF) I_{D} , I_{S} (ON)	Difference between the R _{ON} of any two channels. Source leakage current with the switch "OFF." Channel leakage current with the switch "ON."	Charge Injection A me from	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
$V_{D}(V_{S})$	Analog voltage on terminals D, S.	I_{DD}	Positive supply current.
C _S (OFF)	"OFF" switch source capacitance.	I_{SS}	Negative supply current.
C_D , C_S (ON)	"ON" switch capacitance.		
t_{ON}	Delay between applying the digital control input and the output switching on.		

PIN CONFIGURATION (DIP/SOIC)



ADG436—Typical Performance Characteristics




Figure 1. R_{ON} as a Function of V_D (V_S): Dual Supply




Figure 2. R_{ON} as a Function of V_D (V_S): Single Power Supply




Figure 3. R_{ON} as a Function of V_D (V_S) for Different Temperatures: Dual Supply




Figure 4. R_{ON} as a Function of V_D (V_S) for Different Temperatures: Single Supply




Figure 5. I_D (ON) Leakage Current as a Function of V_D (V_S): Dual Supply




Figure 6. I_S (OFF) Leakage Current as a Function of V_D (V_S): Dual Supply




Figure 7. I_S (ON) Leakage Current as a Function of V_D (V_S): Dual Supply




Figure 8. Switching Time as a Function of V_D (V_S): Dual Supply





Figure 9. I_{DD} as a Function of Switching Frequency: Dual Supply

Test Circuits—ADG436



ADG436

APPLICATIONS INFORMATION

ADG436 Supply Voltages


The ADG436 can operate from a dual or single supply. V_{SS} should be connected to GND when operating with a single supply. When using a dual supply, the ADG436 can also operate with unbalanced supplies, for example V_{DD} = 20 V and V_{SS} = –5 V. The only restrictions are that V_{DD} to GND must not exceed 30 V, V_{SS} to GND must not drop below –30 V and V_{DD} to V_{SS} must not exceed +44 V. It is important to remember that the ADG436 supply voltage directly affects the input signal range, the switch ON resistance and the switching times of the part. The effects of the power supplies on these characteristics can be clearly seen from the characteristic curves in this data sheet.

Power-Supply Sequencing

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. Always sequence $V_{\rm DD}$ on first followed by $V_{\rm SS}$ and the logic signals. An external signal can then be safely presented to the source or drain of the switch.

OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).



16-Lead Narrow Body SOIC (R-16A)

