




# CMOS 8-/16-Channel Analog Multiplexers

## ADG506A/ADG507A

### FEATURES

- 44 V Supply Maximum Rating
- $V_{SS}$  to  $V_{DD}$  Analog Signal Range
- Single/Dual Supply Specifications
- Wide Supply Ranges (10.8 V to 16.5 V)
- Extended Plastic Temperature Range  
(-40°C to +85°C)
- Low Power Dissipation (28 mW max)
- Low Leakage (20 pA typ)
- Available in 28-Lead DIP, SOIC, PLCC, TSSOP and LCCC  
Packages
- Superior Alternative to:  
DG506A, HI-506  
DG507A, HI-507

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The ADG506A and ADG507A are CMOS monolithic analog multiplexers with 16 channels and dual 8 channels, respectively. The ADG506A switches one of 16 inputs to a common output, depending on the state of four binary addresses and an enable input. The ADG507A switches one of eight differential inputs to a common differential output, depending on the state of three binary addresses and an enable input. Both devices have TTL and 5 V CMOS logic compatible digital inputs.

The ADG506A and ADG507A are designed on an enhanced LC<sup>2</sup>MOS process, which gives an increased signal capability of  $V_{SS}$  to  $V_{DD}$  and enables operation over a wide range of supply voltages. The devices can operate comfortably anywhere in the 10.8 V to 16.5 V single or dual supply range. These multiplexers also feature high switching speeds and low  $R_{ON}$ .

### PRODUCT HIGHLIGHTS

1. Single/Dual Supply Specifications with a Wide Tolerance  
The devices are specified in the 10.8 V to 16.5 V range for both single and dual supplies.
2. Extended Signal Range  
The enhanced LC<sup>2</sup>MOS processing results in a high breakdown and an increased analog signal range of  $V_{SS}$  to  $V_{DD}$ .
3. Break-Before-Make Switching  
Switches are guaranteed break-before-make so input signals are protected against momentary shorting.
4. Low Leakage  
Leakage currents in the range of 20 pA make these multiplexers suitable for high precision circuits.

### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Option <sup>2</sup>
ADG506AKN	-40°C to +85°C	N-28
ADG506AKR	-40°C to +85°C	R-28
ADG506AKP	-40°C to +85°C	P-28A
ADG506ABQ	-40°C to +85°C	Q-28
ADG506ATQ	-55°C to +125°C	Q-28
ADG506ATE	-55°C to +125°C	E-28A
ADG507AKN	-40°C to +85°C	N-28
ADG507AKR	-40°C to +85°C	R-28
ADG507AKP	-40°C to +85°C	P-28A
ADG507AKRU	-40°C to +85°C	RU-28
ADG507ABQ	-40°C to +85°C	Q-28
ADG507ATQ	-55°C to +125°C	Q-28
ADG507ATE	-55°C to +125°C	E-28A

### NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. See Analog Devices' *Military/Aerospace Reference Manual* (1994) for military data sheet.

<sup>2</sup>E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip; R = 0.3" Small Outline IC (SOIC); RU = Thin Shrink Small Outline Package (TSSOP).

# ADG506A/ADG507A—SPECIFICATIONS

Dual Supply ( $V_{DD} = +10.8\text{ V}$  to  $+16.5\text{ V}$ ,  $V_{SS} = -10.8\text{ V}$  to  $-16.5\text{ V}$  unless otherwise noted)

Parameter	ADG506A ADG507A K Version -40°C to +25°C		ADG506A ADG507A B Version -40°C to +25°C		ADG506A ADG507A T Version -55°C to +25°C		Units	Comments
ANALOG SWITCH								
Analog Signal Range	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	V min V max $\Omega$ typ $\Omega$ max $\Omega$ max $\Omega$ max %/°C typ % typ	
$R_{ON}$	280 450 300	280 600 400	280 600 300	280 600 400	280 450 300	280 600 400		-10 V ≤ $V_S$ ≤ +10 V, $I_{DS} = 1\text{ mA}$ ; Test Circuit 1 $V_{DD} = 15\text{ V}$ (±10%), $V_{SS} = -15\text{ V}$ (±10%) $V_{DD} = 15\text{ V}$ (±5%), $V_{SS} = -15\text{ V}$ (±5%) -10 V ≤ $V_S$ ≤ +10 V, $I_{DS} = 1\text{ mA}$ -10 V ≤ $V_S$ ≤ +10 V, $I_{DS} = 1\text{ mA}$
$R_{ON}$ Drift	0.6		0.6		0.6			
$R_{ON}$ Match	5		5		5			
$I_S$ (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V_1 = \pm 10\text{ V}$ , $V_2 = \mp 10\text{ V}$ ; Test Circuit 2
$I_D$ (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ	$V_1 = \pm 10\text{ V}$ , $V_2 = \mp 10\text{ V}$ ; Test Circuit 3
ADG506A	1	200	1	200	1	200	nA max	
ADG507A	1	100	1	100	1	100	nA max	
$I_D$ (ON), On Channel Leakage	0.04		0.04		0.04		nA typ	$V_1 = \pm 10\text{ V}$ , $V_2 = \mp 10\text{ V}$ ; Test Circuit 4
ADG506A	1	200	1	200	1	200	nA max	
ADG507A	1	100	1	100	1	100	nA max	
$I_{DIFF}$ , Differential Off Output Leakage (ADG507A Only)		25		25		25	nA max	$V_1 = \pm 10\text{ V}$ , $V_2 = \mp 10\text{ V}$ ; Test Circuit 5
DIGITAL CONTROL								
$V_{INH}$ , Input High Voltage		2.4		2.4		2.4	V min	
$V_{INL}$ , Input Low Voltage		0.8		0.8		0.8	V max	
$I_{INL}$ or $I_{INH}$		1		1		1	$\mu\text{A}$ max	
$C_{IN}$ Digital Input Capacitance	8		8		8		pF max	$V_{IN} = 0$ to $V_{DD}$
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	$V_1 = \pm 10\text{ V}$ , $V_2 = +10\text{ V}$ ; Test Circuit 6
$t_{OPEN}^1$	50		50		50		ns typ	Test Circuit 7
$t_{ON}$ (EN) <sup>1</sup>	25 200	10	25 200	10	25 200	10	ns min ns typ	Test Circuit 8
$t_{OFF}$ (EN) <sup>1</sup>	300 200	400	300 200	400	300 200	400	ns max ns typ	Test Circuit 8
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8\text{ V}$ , $R_L = 1\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $V_S = 7\text{ V rms}$ , $f = 100\text{ kHz}$ $V_{EN} = 0.8\text{ V}$
$C_S$ (OFF)	5		5		5		pF typ	
$C_D$ (OFF)								
ADG506A	44		44		44		pF typ	$V_{EN} = 0.8\text{ V}$
ADG507A	22		22		22		pF typ	
$Q_{INJ}$ , Charge Injection	4		4		4		pC typ	$R_S = 0\text{ }\Omega$ , $V_S = 0\text{ V}$ ; Test Circuit 9
POWER SUPPLY								
$I_{DD}$	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or $V_{INH}$
$I_{SS}$	20	0.2	20	0.2	20	0.2	$\mu\text{A}$ typ mA max	$V_{IN} = V_{IN}$ or $V_{INH}$
Power Dissipation	10	28	10	28	10	28	mW typ mW max	

## NOTES

<sup>1</sup>Sample tested at  $+25^\circ\text{C}$  to ensure compliance.

Specifications subject to change without notice.

# ADG506A/ADG507A

## Single Supply ( $V_{DD} = +10.8\text{ V}$ to $+16.5\text{ V}$ , $V_{SS} = \text{GND} = 0\text{ V}$ unless otherwise noted)

Parameter	ADG506A ADG507A K Version		ADG506A ADG507A B Version		ADG506A ADG507A T Version		Units	Comments
	-40°C to +25°C	+85°C	-40°C to +25°C	+85°C	-55°C to +25°C	+125°C		
ANALOG SWITCH								
Analog Signal Range	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	$V_{SS}$ $V_{DD}$	V min V max $\Omega$ typ $\Omega$ max %/ $^{\circ}\text{C}$ typ % typ	
$R_{ON}$	500 700	1000	500 700	1000	500 700	1000		0 V $\leq V_S \leq +10\text{ V}$ , $I_{DS} = 0.5\text{ mA}$ ; Test Circuit 1
$R_{ON}$ Drift	0.6		0.6		0.6			0 V $\leq V_S \leq +10\text{ V}$ , $I_{DS} = 0.5\text{ mA}$
$R_{ON}$ Match	5		5		5			0 V $\leq V_S \leq +10\text{ V}$ , $I_{DS} = 0.5\text{ mA}$
$I_S$ (OFF), Off Input Leakage	0.02 1	50	0.02 1	50	0.02 1	50	nA typ nA max	$V_1 = +10\text{ V}/0\text{ V}$ , $V_2 = 0\text{ V}/+10\text{ V}$ ; Test Circuit 2
$I_D$ (OFF), Off Output Leakage	0.04		0.04		0.04		nA typ	$V_1 = +10\text{ V}/0\text{ V}$ , $V_2 = 0\text{ V}/+10\text{ V}$ ;
ADG506A	1	200	1	200	1	200	nA max	Test Circuit 3
ADG507A	1	100	1	100	1	100	nA max	
$I_D$ (ON), On Channel Leakage	0.04		0.04		0.04		nA typ	$V_1 = +10\text{ V}/0\text{ V}$ , $V_2 = 0\text{ V}/+10\text{ V}$ ;
ADG506A	1	200	1	200	1	200	nA max	Test Circuit 4
ADG507A	1	100	1	100	1	100	nA max	
$I_{DIF}$ , Differential Off Output Leakage (ADG507A Only)		25		25		25	nA max	$V_1 = +10\text{ V}/0\text{ V}$ , $V_2 = 0\text{ V}/+10\text{ V}$ ; Test Circuit 5
DIGITAL CONTROL								
$V_{INH}$ , Input High Voltage	2.4		2.4		2.4		V min V max	
$V_{INL}$ , Input Low Voltage	0.8		0.8		0.8		$\mu\text{A}$ max	
$I_{INL}$ or $I_{INH}$	1		1		1		pF max	
$C_{IN}$ Digital Input Capacitance	8		8		8			$V_{IN} = 0$ to $V_{DD}$
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	300 450	600	300 450	600	300 450	600	ns typ ns max	$V_1 = +10\text{ V}/0\text{ V}$ , $V_2 = +10\text{ V}$ ; Test Circuit 6
$t_{OPEN}^1$	50 25		50 25		50 25		ns typ ns min	Test Circuit 7
$t_{ON}$ (EN) <sup>1</sup>	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuit 8
$t_{OFF}$ (EN) <sup>1</sup>	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuit 8
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8\text{ V}$ , $R_L = 1\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $V_S = 3.5\text{ V rms}$ , $f = 100\text{ kHz}$
$C_S$ (OFF)	5		5		5		pF typ	$V_{EN} = 0.8\text{ V}$
$C_D$ (OFF)								
ADG506A	44		44		44		pF typ	$V_{EN} = 0.8\text{ V}$
ADG507A	22		22		22		pF typ	
$Q_{INJ}$ , Charge Injection	4		4		4		pC typ	$R_S = 0\text{ }\Omega$ , $V_S = 0\text{ V}$ ; Test Circuit 9
POWER SUPPLY								
$I_{DD}$	0.6 10	1.5 25	0.6 10	1.5 25	0.6 10	1.5 25	mA typ mA max mW typ mW max	$V_{IN} = V_{INL}$ or $V_{INH}$
Power Dissipation								

### NOTES

<sup>1</sup>Sample tested at  $+25^\circ\text{C}$  to ensure compliance.

Specifications subject to change without notice.

**Truth Table (ADG506A)**

A3	A2	A1	A0	EN	On Switch
X	X	X	X	0	NONE
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

X = Don't Care

**Truth Table (ADG507A)**

A2	A1	A0	EN	On Switch Pair
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

# ADG506A/ADG507A

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

(T<sub>A</sub> = 25°C unless otherwise noted)

V <sub>DD</sub> to V <sub>SS</sub>	44 V
V <sub>DD</sub> to GND	25 V
V <sub>SS</sub> to GND	-25 V
Analog Inputs <sup>2</sup>	
Voltage at S, D	V <sub>SS</sub> - 2 V to V <sub>DD</sub>
	+ 2 V or
	20 mA, Whichever Occurs First
Continuous Current, S or D	20 mA
Pulsed Current S or D	
1 ms Duration, 10% Duty Cycle	40 mA
Digital Inputs <sup>2</sup>	
Voltage at A, EN	V <sub>SS</sub> - 4 V
	to V <sub>DD</sub> + 4 V or
	20 mA, Whichever Occurs First


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG506A/ADG507A feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




## PIN CONFIGURATIONS


### DIP, SOIC




### LCCC




### PLCC




### DIP, SOIC, TSSOP



### LCCC



### PLCC



## Power Dissipation (Any Package)

Up to +75°C ..... 470 mW

Derates above +75°C by ..... 6 mW/°C

## Operating Temperature

Commercial (K Version) ..... -40°C to +85°C

Industrial (B Version) ..... -40°C to +85°C

Extended (T Version) ..... -55°C to +125°C

Storage Temperature Range ..... -65°C to +150°C

Lead Temperature (Soldering, 10 secs) ..... +300°C

## NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Overshoot at A, EN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.

## Typical Performance Characteristics—ADG506A/ADG507A

The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5 V.




Figure 1.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Dual Supply Voltage,  $T_A = +25^\circ C$




Figure 4.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) Single Supply Voltage,  $T_A = +25^\circ C$




Figure 2. Leakage Current as a Function of Temperature  
(Note: Leakage Currents Reduce as the Supply Voltages Reduce)




Figure 5. Trigger Levels vs. Power Supply Voltage, Dual or Single Supply,  $T_A = +25^\circ C$




Figure 3.  $t_{TRANSITION}$  vs. Supply Voltage: Dual and Single Supplies,  $T_A = +25^\circ C$  (Note: For  $V_{DD}$  and  $V_{SS} < 10$  V;  $V_1 = V_{DD}/V_{SS}$ ,  $V_2 = V_{SS}/V_{DD}$ . See Test Circuit 6)






Figure 6.  $I_{DD}$  vs. Supply Voltage: Dual or Single Supply,  $T_A = +25^\circ C$

# ADG506A/ADG507A—Test Circuits


Note: All Digital Input Signal Rise and Fall Times Measured from 10% to 90% of 3 V.  $t_R = t_F = 20$  ns.




Test Circuit 1.  $R_{ON}$




Test Circuit 2.  $I_S (OFF)$




Test Circuit 3.  $I_D (OFF)$




Test Circuit 4.  $I_D (ON)$



Test Circuit 5.  $I_{DIFF}$




Test Circuit 6. Switching Time of Multiplexer,  $t_{TRANSITION}$




Test Circuit 7. Break-Before-Make Delay,  $t_{OPEN}$

## ADG506A/ADG507A



\*SIMILAR CONNECTION FOR ADG507A

*Test Circuit 8. Enable Delay,  $t_{ON} (EN)$ ,  $t_{OFF} (EN)$*




*Test Circuit 9. Charge Injection*

### SINGLE SUPPLY AUTOMOTIVE APPLICATION

The excellent performance of the multiplexers under single supply conditions makes the ADG506A/ADG507A suitable in applications such as automotive and disc drives where only positive power supply voltages are normally available. The following application circuit shows the ADG507A connected as an 8-channel differential multiplexer in an automotive, data acquisition application circuit.

The AD7580 is a 10-bit successive approximation ADC, which has an on-chip sample-hold amplifier and provides a conversion result in 20 µs. The ADC has differential analog inputs and is configured in the application circuit for a span of 2.5 V over a common-mode range 0 V to +5 V. Wider common-mode ranges can be accommodated. See the AD7579/AD7580 data sheet for more details. The complete system operates from +12 V (+10%) and +5 V supplies. The analog input signals to the ADG507A contain information such as temperature, pressure, speed etc.



*Figure 7. ADG507A in a Single Supply Automotive Data Acquisition Application*

ADG506A/ADG507A

## TERMINOLOGY


$R_{ON}$	Ohmic resistance between terminals D and S
$R_{ON}$ Match	Difference between the $R_{ON}$ of any two channels
$R_{ON}$ Drift	Change in $R_{ON}$ versus temperature
$I_S$ (OFF)	Source terminal leakage current when the switch is off
$I_D$ (OFF)	Drain terminal leakage current when the switch is off
$I_D$ (ON)	Leakage current that flows from the closed switch into the body
$V_S$ ( $V_D$ )	Analog voltage on terminal S or D
$C_S$ (OFF)	Channel input capacitance for “OFF” condition
$C_D$ (OFF)	Channel output capacitance for “OFF” condition
$C_{IN}$	Digital input capacitance
$t_{ON}$ (EN)	Delay time between the 50% and 90% points of the digital input and switch “ON” condition

$t_{OFF}$ (EN)	Delay time between the 50% and 10% points of the digital input and switch “OFF” condition
$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital inputs and switch “ON” condition when switching from one address state to another
$t_{OPEN}$	“OFF” time measured between 50% points of both switches when switching from one address state to another
$V_{INL}$	Maximum input voltage for Logic “0”
$V_{INH}$	Minimum input voltage for Logic “1”
$I_{INL}$ ( $I_{INH}$ )	Input current of the digital input
$V_{DD}$	Most positive voltage supply
$V_{SS}$	Most negative voltage supply
$I_{DD}$	Positive supply current
$I_{SS}$	Negative supply current

## OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).

## 28-Lead Plastic DIP (Suffix N)




LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH  
LEADS ARE SOLDER OR TIN PLATED KOVAR OR ALLOY 42

## 28-Lead Cerdip (Suffix Q)




**LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH**


## **28-Lead SOIC (Suffix R)**



28-Lead TSSOP (Suffix RU)



## **28-Terminal Plastic Leaded Chip Carrier (Suffix P)**



## 28-Terminal Leadless Ceramic Chip Carrier (Suffix E)

