

LC²MOS Precision 5 V/3 V Quad SPST Switches

ADG511/ADG512/ADG513

FEATURES

+3 V, +5 V or ± 5 V Power Supplies Ultralow Power Dissipation (<0.5 μ W) Low Leakage (<100 pA) Low On Resistance (<50 Ω) Fast Switching Times Low Charge Injection TTL/CMOS Compatible 16-Lead DIP or SOIC Package

APPLICATIONS

Battery Powered Instruments
Single Supply Systems
Remote Powered Equipment
+5 V Supply Systems
Computer Peripherals such as Disk Drives
Precision Instrumentation
Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Sample Hold Systems
Communication Systems
Compatible with ±5 V Supply DACs and ADCs such as
AD7840/8, AD7870/1/2/4/5/6/8

GENERAL DESCRIPTION

The ADG511, ADG512 and ADG513 are monolithic CMOS ICs containing four independently selectable analog switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching.


These switch arrays are fabricated using Analog Devices' advanced linear compatible CMOS (LC²MOS) process which offers the additional benefits of low leakage currents, ultralow power dissipation and low capacitance for fast switching speeds with minimum charge injection. These features make the ADG511, ADG512 and ADG513 the optimum choice for a wide variety of signal switching tasks in precision analog signal processing and data acquisition systems.

The ability to operate from single +3 V, +5 V or ±5 V bipolar supplies make the ADG511, ADG512 and ADG513 perfect for use in battery-operated instruments, 4–20 mA loop systems and with the new generation of DACs and ADCs from Analog Devices. The use of 5 V supplies and reduced operating currents give much lower power dissipation than devices operating from ±15 V supplies.

use nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

The ADG511, ADG512 and ADG513 contain four independent SPST switches. The ADG511 and ADG512 differ only in that the digital control logic is inverted. The ADG511 switch is turned on with a logic low on the appropriate control input, while a logic high is required for the ADG512. The ADG513 contains two switches whose digital control logic is similar to that of the ADG511 while the logic is inverted in the remaining two switches.

PRODUCT HIGHLIGHTS

- 1. +5 Volt Single Supply Operation
 The ADG511/ADG512/ADG513 offers high performance, including low on resistance and wide signal range, fully specified and guaranteed with +3 V, ±5 V as well as +5 V supply rails.
- 2. Ultralow Power Dissipation CMOS construction ensures ultralow power dissipation.
- 3. Low R_{ON}
- 4. Break-Before-Make Switching
 Switches are guaranteed to have break-before-make operation. This allows multiple outputs to be tied together for multiplexer applications without the possibility of momentary shorting between channels.

ADG511/ADG512/ADG513—SPECIFICATIONS Dual Supply (v_{DD} = +5 V ± 10%, v_{SS} = -5 V ± 10%, GND = 0 V, unless otherwise noted)

	B Versions		T Versions			
Parameter	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH					5 ===52	
Analog Signal Range		V_{DD} to V_{SS}		$ m V_{DD}$ to $ m V_{SS}$	v	
R _{ON}	30	, DD 10 , 33	30	, DD co , 33	Ω typ	$V_D = \pm 3.5 \text{ V}, I_S = -10 \text{ mA};$
ON		50		50	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.025		± 0.025		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V};$
	±0.1	±2.5	± 0.1	±2.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.025		± 0.025		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V};$
	±0.1	±2.5	±0.1	±2.5	nA max	Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	±0.05		±0.05		nA typ	$V_D = V_S = \pm 4.5 \text{ V};$
	±0.2	±5	±0.2	±5	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current	0.005		0.005		11 A ++++	V - V or V
$I_{\rm INL}$ or $I_{\rm INH}$	0.005	±0.1	0.005	±0.1	μΑ typ μΑ max	$V_{IN} = V_{INL}$ or V_{INH}
		20.1			pa i man	
DYNAMIC CHARACTERISTICS ²	200		200			D = 200 O C = 25 vEv
$t_{ m ON}$	200	375	200	375	ns typ ns max	$R_L = 300 \Omega$. $C_L = 35 pF$; $V_S = \pm 3 V$; Test Circuit 4
$t_{ m OFF}$	120	313	120	515	ns typ	$R_L = 300 \Omega$. $C_L = 35 pF$;
LOFF	120	150	120	150	ns max	$V_S = \pm 3 \text{ V}$; Test Circuit 4
Break-Before-Make Time	100	130	100	130	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
Delay, t _D (ADG513 Only)					, , , , , , , , , , , , , , , , , , ,	$V_{S1} = V_{S2} = +3 \text{ V}$; Test Circuit 5
Charge Injection	11		11		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$
						Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
Channel-to-Channel Crosstalk	85		85		4D	Test Circuit 7
Chamier-to-Chamier Crosstark	(6)		ره		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$ Test Circuit 8
C _S (OFF)	9		9		pF typ	f = 1 MHz
C_D (OFF)	9		9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						
V_{DD}		+4.5/5.5		+4.5/5.5	V min/max	
V_{SS}		-4.5/-5.5		-4.5/-5.5	V min/max	
I_{DD}	0.0001		0.0001		μA typ	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
		1		1	μA max	Digital Inputs = 0 V or 5 V
I_{SS}	0.0001		0.0001		μA typ	
		1		1	μA max	

Specifications subject to change without notice.

NOTES

1 Temperature ranges are as follows: B Versions –40°C to +85°C; T Versions –55°C to +125°C.

²Guaranteed by design, not subject to production test.

Single Supply ($V_{DD} = +5 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, \text{unless otherwise noted}$)

	B Ver	rsions -40°C to	T Ve	ersions -55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		$0~\mathrm{V}$ to V_{DD}		$0~\mathrm{V}$ to V_{DD}	V	
R_{ON}	45		45		Ω typ	$V_D = +3.5 \text{ V}, I_S = -10 \text{ mA};$
		75		75	Ω max	$V_{\rm DD}$ = +4.5 V
LEAKAGE CURRENTS						$V_{\mathrm{DD}} = +5.5 \mathrm{V}$
Source OFF Leakage I _S (OFF)	±0.025		±0.025		nA typ	$V_D = 4.5/1 \text{ V}, V_S = 1/4.5 \text{ V};$
D : OFFI 1 I (OFF)	±0.1	±2.5	±0.1	±2.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.025	10.5	±0.025	10.5	nA typ	$V_D = 4.5/1 \text{ V}, V_S = 1/4.5 \text{ V};$
Channel ON Leakage I _D , I _S (ON)	±0.1 ±0.05	±2.5	±0.1 ±0.05	±2.5	nA max	Test Circuit 2 $V_D = V_S = +4.5 \text{ V/+1 V};$
Channel ON Leakage ID, IS (ON)	± 0.05	±5	±0.05	±5	nA typ nA max	$V_D - V_S - +4.5 \text{ V/+1 V}$ Test Circuit 3
	±0.2		±0.2		III I III II	Test offent 9
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL} Input Current		0.8		0.8	V max	
I _{INL} or I _{INH}	0.005		0.005		μA typ	$V_{\rm IN} = V_{\rm INI, or} V_{\rm INH}$
I _{INL} of I _{INH}	0.003	±0.1	0.005	±0.1	μΑ max	VIN — VINL OF VINH
DYNAMIC CHARACTERISTICS ²						
t _{ON}	250		250		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
ton	250	500	250	500	ns max	$V_S = +2 \text{ V}$; Test Circuit 4
t_{OFF}	50	300	50	300	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		100		100	ns max	$V_S = +2 \text{ V}$; Test Circuit 4
Break-Before-Make Time	200		200		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
Delay, t _D (ADG513 Only)						$V_{S1} = V_{S2} = +2 \text{ V}$; Test Circuit 5
Charge Injection	16		16		pC typ	$V_S = 0 V, R_S = 0 \Omega, C_L = 10 nF;$
OFF L. 1.	60		(0)		ID.	Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	R _L = 50Ω , C _L = $5 pF$, f = 1 MHz;
Chamici-to-Chamici Crosstaik	03		05		ub typ	Test Circuit 8
C_{S} (OFF)	9		9		pF typ	f = 1 MHz
C _D (OFF)	9		9		pF typ	f = 1 MHz
C_D , C_S (ON)	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						
$V_{ m DD}$		+4.5/5.5		+4.5/5.5	V min/max	
I_{DD}	0.0001		0.0001		μA typ	$V_{\mathrm{DD}} = +5.5 \mathrm{V}$
		1		1	μA max	Digital Inputs = 0 V or 5 V

Specifications subject to change without notice.

NOTES $^{1}Temperature$ ranges are as follows: B Versions –40 °C to +85 °C; T Versions –55 °C to +125 °C.

²Guaranteed by design, not subject to production test.

ADG511/ADG512/ADG513—SPECIFICATIONS Single Supply ($v_{DD}=+3.3~V~\pm~10\%$, $v_{SS}=0~V$, GND = 0 V, unless otherwise noted)

	B Ve	rsions		
Parameter	+25°C	0°C to +70°C	Units	Test Conditions/Comments
	123 0	.,,,,	Cints	Test conditions, comments
ANALOG SWITCH		0 W +- W	V	
Analog Signal Range	200	0 V to V_{DD}		V - 115 V I - 1 - 1.
R_{ON}	200	500	Ω typ Ω max	$V_D = +1.5 \text{ V}, I_S = -1 \text{ mA};$ $V_{DD} = +3 \text{ V}$
			32 IIIdA	
LEAKAGE CURRENTS	10.005		Δ.	$V_{DD} = +3.6 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.025		nA typ	$V_D = 2.6/1 \text{ V}, V_S = 1/2.6 \text{ V};$
D : OFFI 1 (OFF)	±0.1	±2.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.025		nA typ	$V_D = 2.6/1 \text{ V}, V_S = 1/2.6 \text{ V};$
	±0.1	±2.5	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.05		nA typ	$V_D = V_S = +2.6 \text{ V/+1 V};$
	±0.2	±5	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1	μA max	
DYNAMIC CHARACTERISTICS ²				
t_{ON}	600		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		1200	ns max	$V_S = +1 V$; Test Circuit 4
$t_{ m OFF}$	100		ns typ	$R_{L} = 300 \Omega$, $C_{L} = 35 pF$;
		160	ns max	$V_S = +1 V$; Test Circuit 4
Break-Before-Make Time	500		ns typ	$R_{L} = 300 \Omega$, $C_{L} = 35 pF$;
Delay, t _D (ADG513 Only)				$V_{S1} = V_{S2} = +1 \text{ V}$; Test Circuit 5
Charge Injection	11		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$
,				Test Circuit 6
OFF Isolation	68		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
				Test Circuit 7
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
				Test Circuit 8
C_S (OFF)	9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		pF typ	f = 1 MHz
POWER REQUIREMENTS				
V _{DD}		3/3.6	V min/max	
$I_{ m DD}$	0.0001	5/5.0	μA typ	$V_{\rm DD} = +3.6 \text{ V}$
-עע	0.0001	1	μA max	Digital Inputs = 0 V or 3 V

Specifications subject to change without notice.

¹Temperature ranges are as follows: B Versions −40°C to +85°C.

²Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ V_{DD} to V_{SS} +44 V V_{SS} to GND +0.3 V to -25 V Analog, Digital Inputs 2 V_{SS} –2 V to V_{DD} + 2 V or 30 mA, Whichever Occurs First (Pulsed at 1 ms, 10% Duty Cycle max) Operating Temperature Range Storage Temperature Range $\ \dots \ -65^{\circ}C$ to $+150^{\circ}C$ Junction Temperature+150°C Cerdip Package, Power Dissipation 900 mW Lead Temperature, Soldering (10 sec)+300°C

Plastic Package, Power Dissipation	470 mW
θ_{JA} Thermal Impedance	. 117°C/W
Lead Temperature, Soldering (10 sec)	+260°C
SOIC Package, Power Dissipation	600 mW
θ_{JA} Thermal Impedance	77°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

 $^2 \mbox{Overvoltages}$ at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG511/ADG512/ADG513 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model ¹	Temperature Range ²	Package Option ³
ADG511BN	−40°C to +85°C	N-16
ADG511BR	−40°C to +85°C	R-16A
ADG511ABR ⁴	−40°C to +85°C	R-16A
$ADG511TQ^4$	−55°C to +125°C	Q-16
ADG512BN	−40°C to +85°C	N-16
ADG512BR	−40°C to +85°C	R-16A
ADG512ABR ⁴	−40°C to +85°C	R-16A
ADG512TQ ⁴	−55°C to +125°C	Q-16
ADG513BN	−40°C to +85°C	N-16
ADG513BR	−40°C to +85°C	R-16A
ADG513ABR ⁴	−40°C to +85°C	R-16A

NOTES


¹For availability of MIL-STD-883, Class B processed parts, contact factory.

²3.3 V specifications apply over 0°C to +70°C temperature range.

³N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Cerdip.

⁴Trench isolated latch-up proof parts. See Trench Isolation section.

PIN CONFIGURATION (DIP/SOIC)



Truth Table (ADG511/ADG512)

ADG511	ADG512	Switch
In	In	Condition
0 1	1 0	ON OFF

Truth Table (ADG513)

Logic	Switch 1, 4	Switch 2, 3
0	OFF ON	ON OFF

TERMINOLOGY

V_{DD}	Most positive power supply potential.
V_{SS}	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to GND.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
R_{ON}	Ohmic resistance between D and S.
I _S (OFF)	Source leakage current with the switch "OFF."
I_D (OFF)	Drain leakage current with the switch "OFF."
I_D , I_S (ON)	Channel leakage current with the switch "ON."
$V_{D}(V_{S})$	Analog voltage on terminals D, S.
C _S (OFF)	"OFF" switch source capacitance.
C _D (OFF)	"OFF" switch drain capacitance.
C_D , C_S (ON)	"ON" switch capacitance.
t_{ON}	Delay between applying the digital control input and the output switching on.
t _{OFF}	Delay between applying the digital control input and the output switching off.
t_D	"OFF" or "ON" time measured between the 90% points of both switches when switching from one address state to another.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Typical Performance Graphs—ADG511/ADG512/ADG513




Figure 1. On Resistance as a Function of $V_D \ (V_S)$ Dual Supplies




Figure 4. Supply Current vs. Input Switching Frequency




Figure 2. On Resistance as a Function of $V_D \left(V_S \right)$ for Different Temperatures




Figure 5. Leakage Currents as a Function of Temperature




Figure 3. On Resistance as a Function of V_D (V_S) Single Supply




Figure 6. Off Isolation vs. Frequency




Figure 7. Leakage Currents as a Function of V_D (V_S)




Figure 8. Crosstalk vs. Frequency

APPLICATION

Figure 9 illustrates a precise sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an OP07. During the track mode, SW1 is closed and the output $V_{\rm OUT}$ follows the input signal $V_{\rm IN}$. In the hold mode, SW1 is opened and the signal is held by the hold capacitor $C_{\rm H}$.

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG511/ADG512/ADG513 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 15 $\mu\text{V}/\mu\text{s}$.

A second switch, SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp OP07, which will minimize charge injection effects. Pedestal error is also reduced by the compensation

network R_C and C_C . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the ± 3 V input range. The acquisition time is 2.5 μs while the settling time is 1.85 μs .




Figure 9. Accurate Sample-and-Hold

TRENCH ISOLATION

The MOS devices that make up the ADG511A/ADG512A/ADG513A are isolated from each other by an oxide layer (trench) (see Figure 10). When the NMOS and PMOS devices are not electrically isolated from each other, there exists the possibility of "latch-up" caused by parasitic junctions between CMOS transistors. Latch-up is caused when P-N junctions that are normally reverse biased, become forward biased, causing large currents to flow. This can be destructive.

CMOS devices are normally isolated from each other by *Junction Isolation*. In Junction Isolation the N and P wells of the CMOS transistors form a diode that is reverse biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A Silicon-Controlled Rectifier (SCR)-type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With Trench Isolation, this diode is removed; the result is a latch-up-proof circuit.






Figure 10. Trench Isolation

Test Circuits








1. On Resistance


2. Off Leakage

I_D (OFF)


3. On Leakage



4. Switching Times




5. Break-Before-Make Time Delay




6. Charge Injection

Test Circuits (continued)



7. Off Isolation




8. Channel-to-Channel Crosstalk


OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).

16-Lead Plastic DIP (N-16)



16-Lead Cerdip (Q-16)



16-Lead SOIC (R-16A)

