

# CMOS, 1.8 V to 5.5 V/ $\pm$ 2.5 V, 3 $\Omega$ Low Voltage 4-/8-Channel Multiplexers

## ADG708/ADG709

#### **FEATURES**

1.8 V to 5.5 V Single Supply  $\pm 2.5$  V Dual Supply 3  $\Omega$  ON Resistance 0.75  $\Omega$  ON Resistance Flatness 100 pA Leakage Currents 14 ns Switching Times Single 8-to-1 Multiplexer ADG708 Differential 4-to-1 Multiplexer ADG709 16-Lead TSSOP Package Low Power Consumption TTL-/CMOS-Compatible Inputs

APPLICATIONS
Data Acquisition Systems
Communication Systems
Relay Replacement
Audio and Video Switching
Battery-Powered Systems


#### **GENERAL DESCRIPTION**

The ADG708 and ADG709 are low voltage, CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG708 switches one of eight inputs (S1–S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG709 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG708 and ADG709 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels.

These switches are designed on an enhanced submicron process that provides low power dissipation yet gives high switching

#### **FUNCTIONAL BLOCK DIAGRAMS**



speed, very low ON resistance, and leakage currents. ON resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies.

The ADG708 and ADG709 are available in a 16-lead TSSOP package.

#### PRODUCT HIGHLIGHTS

- 1. Single-/dual-supply operation. The ADG708 and ADG709 are fully specified and guaranteed with 3 V and 5 V single-supply and  $\pm 2.5$  V dual-supply rails.
- 2. Low  $R_{ON}$  (3  $\Omega$  typical).
- 3. Low power consumption ( $<0.01 \mu W$ ).
- 4. Guaranteed break-before-make switching action.
- 5. Small 16-lead TSSOP package.

## $\textbf{ADG708/ADG709} \textbf{—SPECIFICATIONS}^1 \text{ (V}_{DD} = 5 \text{ V} \pm 10\%, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, \text{ unless otherwise noted.)}$

	B Vers	sion -40°C	C Ve	rsion -40°C		
Parameter	+25°C	to +85°C	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		0 V to V <sub>DD</sub>		0 V to V <sub>DD</sub>	V	
ON Resistance $(R_{ON})$	3	o v to v <sub>DD</sub>	3	0 1 to 1DD	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
Or resistance (RON)	4.5	5	4.5	5	$\Omega$ max	Test Circuit 1
ON Resistance Match Between	4.5	0.4	1.5	0.4	$\Omega$ typ	1 est cheuit 1
Channels ( $\Delta R_{ON}$ )		0.4		0.4	$\Omega$ max	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
	0.75	0.0	0.75	0.0		$V_S = 0 \text{ V to V}_{DD}, I_{DS} = 10 \text{ mA}$ $V_S = 0 \text{ V to V}_{DD}, I_{DS} = 10 \text{ mA}$
ON Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.75	1.2	0.75	1.2	$\Omega$ typ $\Omega$ max	$V_S = 0$ V to $V_{DD}$ , $I_{DS} = 10$ IIIA
LEAKAGE CURRENTS						V <sub>DD</sub> = 5.5 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
		±20	±0.1	±0.3	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01	==0	$\pm 0.01$	_0.5	nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
Drain Off Leakage In (Off)	20.01	±20	$\pm 0.01$	±0.75	nA max	Test Circuit 3
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01	±20	$\pm 0.01$	±0.75	nA typ	$V_D = V_S = 1 \text{ V or } 4.5 \text{ V}; \text{ Test Circuit } 4$
Chamiel ON Leakage 1D, 18 (ON)	1 ±0.01	±20	$\pm 0.01$	±0.75	nA typ	V <sub>D</sub> = V <sub>S</sub> = 1 v of 4.5 v, Test Circuit 4
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>	0.005		0.005		μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
INL OF TINH	0.003	±0.1	0.003	±0.1	μA max	VIN VINL OF VINH
C <sub>IN</sub> , Digital Input Capacitance	2	±0.1	2	±0.1	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>TRANSITION</sub>	14		14		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5
		25		25	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S8} = 0 \text{ V/3 V}$
Break-Before-Make Time Delay, t <sub>D</sub>	8		8		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
•, 2		1		1	ns min	V <sub>S</sub> = 3 V; Test Circuit 6
$t_{ON}(EN)$	14		14		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
OIV /		25		25	ns max	$V_S = 3 \text{ V}$ ; Test Circuit 7
$t_{OFF}(EN)$	7		7		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
-011 (== 1)	-	12		12	ns max	$V_S = 3 \text{ V}$ ; Test Circuit 7
Charge Injection	±3		±3		pC typ	$V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
Charge injection			- 3		petyp	Test Circuit 8
Off Isolation	-60		-60		dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 10 MHz$
	-80		-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
					31	Test Circuit 9
Channel-to-Channel Crosstalk	-60		-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-80		-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
	00				dD typ	Test Circuit 10
−3 dB Bandwidth	55		55		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 11
C <sub>S</sub> (OFF)	13		13		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	**		1		P1 13P	
ADG708	85		85		pF typ	f = 1 MHz
ADG709	42		42		pF typ	f = 1  MHz
$C_D, C_S(ON)$	12		122		pr typ	1 - 1 141117
	96		96		nE trm	f = 1 MHz
ADG708 ADG709					pF typ	
	48		48		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{\rm DD} = 5.5 \text{ V}$
$ m I_{DD}$	0.001		0.001		μA typ	Digital Inputs = 0 V or 5.5 V
		1.0		1.0	μA max	

-2-REV. A

NOTES  $^{1}Temperature$  range is as follows: B and C Versions: –40  $^{\circ}C$  to +85  $^{\circ}C.$ 

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## $\label{eq:continuous} \textbf{SPECIFICATIONS}^{1} \ \, (\textbf{V}_{\text{DD}} = \textbf{3} \, \textbf{V} \, \pm \, \textbf{10\%}, \, \textbf{V}_{\text{SS}} = \textbf{0} \, \textbf{V}, \, \textbf{GND} = \textbf{0} \, \textbf{V}, \, \textbf{unless otherwise noted.})$

	B Vers	ion -40°C	C Ve	rsion -40°C		
Parameter	+25°C	to +85°C	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range ON Resistance $(R_{ON})$ ON Resistance Match Between Channels $(\Delta R_{ON})$	8	0 V to V <sub>DD</sub> 12 0.4 1.2	8 11	0 V to V <sub>DD</sub> 12 0.4 1.2	$\begin{array}{c} V \\ \Omega \text{ typ} \\ \Omega \text{ max} \\ \Omega \text{ typ} \\ \Omega \text{ max} \end{array}$	$V_S$ = 0 V to $V_{DD}$ , $I_{DS}$ = 10 mA; Test Circuit 1 $V_S$ = 0 V to $V_{DD}$ , $I_{DS}$ = 10 mA
LEAKAGE CURRENTS Source OFF Leakage $I_S$ (OFF)  Drain OFF Leakage $I_D$ (OFF)  Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.01 ±0.01 ±0.01	±20 ±20 ±20	±0.01 ±0.1 ±0.01 ±0.1 ±0.01 ±0.1	±0.3 ±0.75 ±0.75	nA typ nA max nA typ nA max nA typ nA max	$V_{\rm DD} = 3.3 \ {\rm V}$ $V_{\rm S} = 3 \ {\rm V/1} \ {\rm V}, \ V_{\rm D} = 1 \ {\rm V/3} \ {\rm V};$ Test Circuit 2 $V_{\rm S} = 3 \ {\rm V/1} \ {\rm V}, \ V_{\rm D} = 1 \ {\rm V/3} \ {\rm V};$ Test Circuit 3 $V_{\rm S} = V_{\rm D} = 1 \ {\rm V} \ {\rm or} \ 3 \ {\rm V};$ Test Circuit 4
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current I <sub>INL</sub> or I <sub>INH</sub> C <sub>IN</sub> , Digital Input Capacitance	0.005	2.0 0.8 ±0.1	0.005	2.0 0.8 ±0.1	V min V max µA typ µA max pF typ	$V_{IN} = V_{INL}$ or $V_{INH}$
$\label{eq:DYNAMIC CHARACTERISTICS} DYNAMIC CHARACTERISTICS^2 $$t_{TRANSITION}$$$ Break-Before-Make Time Delay, $t_D$ $t_{ON}(EN)$ $t_{OFF}(EN)$	18 8 18 8	30 1 30 15	18 8 18 8	30 1 30 15	ns typ ns max ns typ ns min ns typ ns max ns typ ns max ns typ ns max	$R_L = 300 \ \Omega, \ C_L = 35 \ pF; \ Test \ Circuit 5 \ V_{S1} = 2 \ V/0 \ V, \ V_{S2} = 0 \ V/2 \ V \ R_L = 300 \ \Omega, \ C_L = 35 \ pF \ V_S = 2 \ V; \ Test \ Circuit 6 \ R_L = 300 \ \Omega, \ C_L = 35 \ pF \ V_S = 2 \ V; \ Test \ Circuit 7 \ R_L = 300 \ \Omega, \ C_L = 35 \ pF \ V_S = 2 \ V; \ Test \ Circuit 7$
Charge Injection  Off Isolation  Channel-to-Channel Crosstalk	±3 -60 -80 -60 -80		±3 -60 -80 -60 -80		pC typ  dB typ dB typ dB typ dB typ	$\begin{split} &V_S = 1.5 \text{ V}, \text{ R}_S = 0 \Omega, \text{ C}_L = 1 \text{ nF}; \\ &\text{Test Circuit 8} \\ &R_L = 50 \Omega, \text{ C}_L = 5 \text{ pF}, \text{ f} = 10 \text{ MHz} \\ &R_L = 50 \Omega, \text{ C}_L = 5 \text{ pF}, \text{ f} = 1 \text{ MHz}; \\ &\text{Test Circuit 9} \\ &R_L = 50 \Omega, \text{ C}_L = 5 \text{ pF}, \text{ f} = 10 \text{ MHz} \\ &R_L = 50 \Omega, \text{ C}_L = 5 \text{ pF}, \text{ f} = 1 \text{ MHz}; \end{split}$
-3 dB Bandwidth C <sub>S</sub> (OFF) C <sub>D</sub> (OFF) ADG708 ADG709 C <sub>D</sub> , C <sub>S</sub> (ON) ADG708 ADG709	55 13 85 42 96 48		55 13 85 42 96 48		MHz typ pF typ pF typ pF typ pF typ pF typ pF typ	Test Circuit 10 $R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 11 f = 1 MHz f = 1 MHz
POWER REQUIREMENTS I <sub>DD</sub>	0.001	1.0	0.001	1.0	μΑ typ μΑ max	V <sub>DD</sub> = 3.3 V Digital Inputs = 0 V or 3.3 V

REV. A -3-

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: B and C Versions: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## ADG708/ADG709—SPECIFICATIONS1

**DUAL SUPPLY** ( $V_{DD} = +2.5 \text{ V} \pm 10\%$ ,  $V_{SS} = -2.5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.)

-	B Ver		C Version			
Parameter	+25°C	-40°C to +85°C	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range ON Resistance (R <sub>ON</sub> )	2.5 4.5	$V_{SS}$ to $V_{DD}$	2.5 4.5	$V_{SS}$ to $V_{DD}$	V Ω typ Ω max	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA; Test Circuit 1
$ \begin{array}{c} ON \; Resistance \; Match \; Between \\ Channels \; (\Delta R_{ON}) \\ ON \; Resistance \; Flatness \; (R_{FLAT(ON)}) \end{array} $	0.6	0.4 0.8	0.6	0.4 0.8	$\Omega$ typ $\Omega$ max $\Omega$ typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA $V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
		1.0		1.0	Ω max	
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF)	±0.01	±20	±0.01 ±0.1	±0.3	nA typ nA max	$V_{\rm DD}$ = +2.75 V, $V_{\rm SS}$ = -2.75 V $V_{\rm S}$ = +2.25 V/-1.25 V, $V_{\rm D}$ = -1.25 V/+2.25 V; Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01	±20	±0.01 ±0.1	±0.75	nA typ nA max	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$ Test Circuit 3
Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.01	±20	$\pm 0.01$ $\pm 0.1$	±0.75	nA typ nA max	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$ ; Test Circuit 4
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current		1.7 0.7		1.7 0.7	V min V max	
I <sub>INL</sub> or I <sub>INH</sub>	0.005	±0.1	0.005	±0.1	μA typ μA max	$V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$
C <sub>IN</sub> , Digital Input Capacitance	2		2		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup> t <sub>TRANSITION</sub>	14	25	14	25	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5 $V_S = 1.5 \text{ V/O V}$ ; Test Circuit 5
Break-Before-Make Time Delay, $\rm t_{\rm D}$	8	1	8	1	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 pF$ $V_S = 1.5 V$ ; Test Circuit 6
$t_{ON}(EN)$	14		14	25	ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
$t_{OFF}(EN)$	8	25 15	8	15	ns max ns typ ns max	$V_S = 1.5 \text{ V}$ ; Test Circuit 7 $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 1.5 \text{ V}$ ; Test Circuit 7
Charge Injection	±3	13	±3	15	pC typ	$V_S = 1.5 \text{ V}$ , Test Circuit 7 $V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; Test Circuit 8
Off Isolation	-60 -80		-60 -80		dB typ dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 9
Channel-to-Channel Crosstalk	-60 -80		-60 -80		dB typ dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 10
-3 dB Bandwidth C <sub>S</sub> (OFF) C <sub>D</sub> (OFF)	55 13		55 13		MHz typ pF typ	R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5 pF; Test Circuit 11 f = 1 MHz
ADG708 ADG709	85 42		85 42		pF typ pF typ	f = 1 MHz f = 1 MHz
C <sub>D</sub> , C <sub>S</sub> (ON) ADG708 ADG709	96 48		96 48		pF typ pF typ	f = 1 MHz f = 1 MHz
POWER REQUIREMENTS				·		$V_{DD} = 2.75 \text{ V}$
$ m I_{DD}$ $ m I_{SS}$	0.001	1.0	0.001	1.0	μA typ μA max μA typ	Digital Inputs = 0 V or 2.75 V $V_{SS} = -2.75 \text{ V}$
		1.0		1.0	μA max	Digital Inputs = 0 V or 2.75 V

NOTES

-4- REV. A

 $<sup>^{1}</sup>Temperature$  range is as follows: B and C Versions:  $-40\,^{\circ}C$  to +85 $^{\circ}C.$ 

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>
$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
$ m V_{DD}$ to $ m V_{SS}$
$ m V_{DD}$ to GND $$ 0.3 V to +7 V
V <sub>SS</sub> to GND
Analog Inputs <sup>2</sup> $V_{SS} - 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or
30 mA, Whichever Occurs First
Digital Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or
30 mA, Whichever Occurs First
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D
Operating Temperature Range
Industrial (B and C Versions)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature

TSSOP Package, Power Dissipation	432 mW
$\theta_{JA}$ Thermal Impedance	50.4°C/W
$\theta_{JC}$ Thermal Impedance	27.6°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at A, EN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### Table I. ADG708 Truth Table

<b>A2</b>	A1	A0	EN	Switch Condition
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care


#### Table II. ADG709 Truth Table


A1	A0	EN	ON Switch Pair
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

#### **PIN CONFIGURATIONS**

#### **TSSOP**





#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG708BRU	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG709BRU	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG708CRU	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG709CRU	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package (TSSOP)	RU-16

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG708/ADG709 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -5-

 $I_{INL}$  ( $I_{INH}$ )

 $I_{DD}$ 

 $I_{SS}$ 

Input Current of the Digital Input


Positive Supply Current Negative Supply Current

#### **TERMINOLOGY**


 $V_{\mathrm{DD}}$ Most Positive Power Supply Potential  $V_{SS}$ Most Negative Power Supply in a Dual-Supply Application. In single-supply applications, this should be tied to ground at the device. **GND** Ground (0 V) Reference S Source Terminal. May be an input or output. D Drain Terminal. May be an input or output. Logic Control Input Ax EN Active High Enable Ohmic Resistance between D and S Ron Flatness is defined as the difference between the maximum and minimum value of ON resistance as measured over R<sub>FLAT(ON)</sub> the specified analog signal range. I<sub>S</sub> (OFF) Source Leakage Current with the Switch OFF I<sub>D</sub> (OFF) Drain Leakage Current with the Switch OFF Channel Leakage Current with the Switch ON  $I_D, I_S (ON)$  $V_{D}(V_{S})$ Analog Voltage on Terminals D and S C<sub>S</sub> (OFF) OFF Switch Source Capacitance. Measured with reference to ground. C<sub>D</sub> (OFF) OFF Switch Drain Capacitance. Measured with reference to ground.  $C_D$ ,  $C_S$  (ON) ON Switch Capacitance. Measured with reference to ground.  $C_{IN}$ Digital Input Capacitance Delay time measured between the 50% and 90% points of the digital inputs and the switch ON condition when t<sub>TRANSITION</sub> switching from one address state to another. ton (EN) Delay time between the 50% and 90% points of the EN digital input and the switch ON condition. Delay time between the 50% and 90% points of the EN digital input and the switch OFF condition. t<sub>OFF</sub> (EN) OFF time measured between the 80% points of both switches when switching from one address state to another. t<sub>OPEN</sub> Off Isolation A measure of unwanted signal coupling through an OFF switch. Crosstalk A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance. Charge A measure of the glitch impulse transferred from injection of the digital input to the analog output during switching. Bandwidth The frequency at which the output is attenuated by 3 dBs On Response The Frequency Response of the ON Switch On Loss The Loss Due to the ON Resistance of the Switch Maximum Input Voltage for Logic "0"  $V_{INI}$ Minimum Input Voltage for Logic "1"  $V_{INH}$ 

-6- REV. A


## Typical Performance Characteristics—ADG708/ADG709




TPC 1. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply




TPC 4. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 2. ON Resistance as a Function of  $V_D\left(V_S\right)$  for Dual Supply



TPC 5. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




TPC 3. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )


REV. A -7-




TPC 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 8. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 9. Leakage Currents as a Function of Temperature



TPC 10. Leakage Currents as a Function of Temperature




TPC 11. Supply Current vs. Input Switching Frequency




TPC 12. OFF Isolation vs. Frequency


-8- REV. A



TPC 13. Crosstalk vs. Frequency




TPC 14. ON Response vs. Frequency




TPC 15. Charge Injection vs. Source Voltage

REV. A -9-


## **Test Circuits**




Test Circuit 1. ON Resistance




Test Circuit 2. I<sub>S</sub> (OFF)




Test Circuit 3. I<sub>D</sub> (OFF)



Test Circuit 4. I<sub>D</sub> (ON)




Test Circuit 5. Switching Time of Multiplexer,  $t_{TRANSITION}$ 




Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>


-10- REV. A




Test Circuit 7. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)




Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 11. Bandwidth

#### **Power-Supply Sequencing**


When using CMOS devices, care must be taken to ensure correct power supply sequencing. Incorrect power supply sequencing can result in the device being subjected to stresses beyond the maximum ratings listed in the data sheet. Digital and analog inputs should always be applied after power supplies and ground. For single-supply operation,  $V_{SS}$  should be tied to GND as close to the device as possible.

REV. A –11–

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 16-Lead TSSOP (RU-16)



## **Revision History**

Location	Page
4/02—Data Sheet changed from REV. 0 to REV. A.	
Edits to FEATURES and PRODUCT HIGHLIGHTS	
Change to SPECIFICATIONS	
Edits to ABSOLUTE MAXIMUM RATINGS Notes	
Edits to TPCs 2, 5, 6–9, 11, and 15	
Edits to Test Circuits 9 and 10	
Addition of Test Circuit 11	