

# Dual-Channel Digital Isolators ADuM1200/ADuM1201

#### **FEATURES**

Narrow body SOIC 8-lead package Low power operation

5 V operation

1.1 mA per channel maximum @ 0 Mbps to 2 Mbps

3.7 mA per channel maximum @ 10 Mbps

8.2 mA per channel maximum @ 25 Mbps

3 V operation

0.8 mA per channel maximum @ 0 Mbps to 2 Mbps

2.2 mA per channel maximum @ 10 Mbps

4.8 mA per channel maximum @ 25 Mbps

**Bidirectional communication** 

3 V/5 V level translation

High temperature operation: 105°C

High data rate: dc to 25 Mbps (NRZ)
Precise timing characteristics

3 ns maximum pulse-width distortion

3 ns maximum channel-to-channel matching

High common-mode transient immunity: > 25 kV/μs

Safety and regulatory approvals

**UL recognition** 

2500 V rms for 1 minute per UL 1577

CSA component acceptance notice #5A

**VDE** certificate of conformity

DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01

DIN EN 60950 (VDE 0805): 2001-12; DIN EN 60950: 2000

 $V_{IORM} = 560 V peak$ 

#### **APPLICATIONS**

Size-critical multichannel isolation
SPI® interface/data converter isolation
RS-232/RS-422/RS-485 transceiver isolation

Digital field bus isolation

#### **GENERAL DESCRIPTION**

The ADuM120x are dual-channel digital isolators based on Analog Devices' iCoupler\* technology. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM120x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). Both parts operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM120x provide low pulse-width distortion (< 3 ns for CR grade) and tight channel-to-channel matching (< 3 ns for CR grade). Unlike other optocoupler alternatives, the ADuM120x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM1200 Functional Block Diagram




Figure 2. ADuM1201 Functional Block Diagram

# **TABLE OF CONTENTS**

4/04—Revision 0: Initial Version

Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3 V Operation
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation
Package Characteristics
Regulatory Information
Insulation and Safety-Related Specifications
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics
Recommended Operating Conditions11
Absolute Maximum Ratings
REVISION HISTORY
9/04—Data Sheet Changed from Rev. A to Rev. B
Changes to Table 5
<b>6/04—Data Sheet Changed from Rev. 0 to Rev. A</b> Changes to Format
Changes to General Description 1
Changes to Electrical Characteristics—5 V Operation
Changes to Electrical Characteristics—3 V Operation5
Changes to Electrical Characteristics—Mixed 5 V/3 V or
3 V/5 V Operation

ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Application Information
PC Board Layout
Propagation Delay-Related Parameters
DC Correctness and Magnetic Field Immunity
Power Consumption
Outline Dimensions
Ordering Guide

# **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All voltages are relative to their respective ground.  $4.5~V \le V_{\rm DD1} \le 5.5~V$ ,  $4.5~V \le V_{\rm DD2} \le 5.5~V$ . All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{\rm DD1} = V_{\rm DD2} = 5~V$ .

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.50	0.60	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.19	0.25	mA	
ADuM1200, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.1	1.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.5	0.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.3	5.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		1.3	2.0	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		10	13	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		2.8	3.4	mA	12.5 MHz logic signal freq.
ADuM1201, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		0.8	1.1	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.8	1.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		2.8	3.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.8	3.5	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		6.3	8.0	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		6.3	8.0	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μΑ	$0 \le V_{IA}$ , $V_{IB} \le V_{DD1}$ or $V_{DD2}$
Logic High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DD1</sub> , V <sub>DD2</sub>			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 V_{DD1,}$	V	
				$V_{\text{DD2}}$		
Logic High Output Voltages	Voah	V <sub>DD1</sub> ,	5.0		V	$I_{Ox} = -20 \mu A$ , $V_{Ix} = V_{IxH}$
		V <sub>DD2</sub> – 0.1	4.0			1
	V <sub>OBH</sub>	$V_{DD1}$ , $V_{DD2} - 0.5$	4.8		V	$I_{Ox} = -4 \text{ mA, } V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal		0.0	0.1	V	$I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$
	$V_{OBL}$		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, \ V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM120xAR						
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>		1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50		150	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t <sub>PSK</sub>			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD/OD</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10		ns	$C_L = 15 \text{ pF, CMOS signal levels}$

Pov. B | Page 3 of 20

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM120xBR						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>3</sup>		10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20		50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  tplh - tphl 4	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change Versus Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t <sub>PSK</sub>			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels <sup>6</sup>	t <sub>PSKOD</sub>			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
ADuM120xCR						
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	$C_L = 15 \text{ pF, CMOS signal level}$
Maximum Data Rate <sup>3</sup>		25	50		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t <sub>PHL</sub> , t <sub>PLH</sub>	20		45	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse-Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>4</sup>	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change Versus Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew⁵	t <sub>PSK</sub>			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF, CMOS signal level}$
Channel-to-Channel Matching, Opposing Directional Channels <sup>6</sup>	t <sub>PSKOD</sub>			15	ns	$C_L = 15 \text{ pF, CMOS signal level}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
For All Models						
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ , $V_{DD2}$ , $V_{CM} = 1000$ V transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{Ix} = 0 \text{ V, } V_{CM} = 1000 \text{ V,}$ transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Input Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDO (D)</sub>		0.05		mA/Mbps	

\_

<sup>&</sup>lt;sup>1</sup> The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

<sup>&</sup>lt;sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

 $<sup>^4</sup>$   $t_{PHL}$  propagation delay is measured from the 50% level of the falling edge of the  $V_{lx}$  signal to the 50% level of the falling edge of the  $V_{Ox}$  signal.  $t_{PLH}$  propagation delay is measured from the 50% level of the rising edge of the  $V_{lx}$  signal to the 50% level of the Vox signal.

<sup>&</sup>lt;sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^{7}</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

Bynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

#### **ELECTRICAL CHARACTERISTICS—3 V OPERATION**

All voltages are relative to their respective ground.  $2.7~V \le V_{\rm DD1} \le 3.6~V, 2.7~V \le V_{\rm DD2} \le 3.6~V.$  All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25$ °C,  $V_{\rm DD1} = V_{\rm DD2} = 3.0~V.$ 

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	-		*			
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.26	0.35	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.11	0.20	mA	
ADuM1200, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		0.6	1.0	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.2	0.6	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		2.2	3.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		0.7	1.1	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		5.2	7.7	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		1.5	2.0	mA	12.5 MHz logic signal freq.
ADuM1201, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		0.4	0.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.4	0.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		1.5	2.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		1.5	2.2	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>		3.4	4.8	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>		3.4	4.8	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	0.01	10	μΑ	$0 \le V_{IA}$ , $V_{IB}$ , $\le V_{DD1}$ or $V_{DD2}$
Logic High Input Threshold	$V_{IH}$	$0.7 V_{DD1}, V_{DD2}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{DD1}, V_{DD2}$		
Logic High Output Voltages	$V_{OAH}$	V <sub>DD1</sub> ,	3.0		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
		$V_{DD2} - 0.1$				
	V <sub>ОВН</sub>	V <sub>DD1</sub> , V <sub>DD2</sub> – 0.5	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	$V_{OAL}$	1552 3.3	0.0	0.1	V	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$
Logic Low Catput Conages	VOBL		0.04	0.1	V	$I_{Ox} = 400 \mu A, V_{Ix} = V_{IxL}$
	1002		0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS					-	OA THE TIME
ADuM120xAR						
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>		1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50		150	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  tplh - tphl  4	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD/OD</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10	<i>3</i> ₹	ns	$C_L = 15 \text{ pF, CMOS signal levels}$

Pov. B | Page 5 of 20

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM120xBR						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>		10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t <sub>PHL</sub> , t <sub>PLH</sub>	20		60	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  t <sub>PLH</sub> -t <sub>PHL</sub>   <sup>4</sup>	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change Versus Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> PSKCD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
ADuM120xCR						
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>		25	50		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t <sub>PHL</sub> , t <sub>PLH</sub>	20		55	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change Versus Temperature			5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew⁵	t <sub>PSK</sub>			16	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> PSKCD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Opposing Directional Channels <sup>6</sup>	<b>t</b> PSKOD			16	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
For All Models						
Common Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ , $V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Common Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDI (D)</sub>		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDO (D)</sub>		0.03		mA/Mbps	

<sup>&</sup>lt;sup>1</sup> The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I<sub>DD1</sub> and I<sub>DD2</sub> supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

<sup>&</sup>lt;sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

 $<sup>^4</sup>$  t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^7</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \, V_{DD2}$ . CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8 \, V$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

Bynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

#### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION**

All voltages are relative to their respective ground. 5 V/3 V operation:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}. 3 \text{ V}/5 \text{ V}$  operation:  $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ . All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 3.0 \text{ V}, V_{DD2} = 5.0 \text{ V}$ ; or  $V_{DD1} = 5.0 \text{ V}, V_{DD2} = 3.0 \text{ V}$ .

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I <sub>DDI (Q)</sub>				mA	
5 V/3 V Operation			0.50	0.6	mA	
3 V/5 V Operation			0.26	0.35	mA	
Output Supply Current, per Channel, Quiescent	I <sub>DDO (Q)</sub>				mA	
5 V/3 V Operation			0.11	0.20	mA	
3 V/5 V Operation			0.19	0.25	mA	
ADuM1200, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>					
5 V/3 V Operation			1.1	1.4	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.6	1.0	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.2	0.6	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.5	0.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			4.3	5.5	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.2	3.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			0.7	1.1	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.3	2.0	mA	5 MHz logic signal freq.
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>					
5 V/3 V Operation			10	13	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			5.2	7.7	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>					
5 V/3 V Operation			1.5	2.0	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			2.8	3.4	mA	12.5 MHz logic signal freq.
ADuM1201, Total Supply Current, Two Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>					
5 V/3 V Operation			0.8	1.1	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.4	0.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.4	0.8	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.8	1.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BR and CR Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			2.8	3.5	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.5	2.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			1.5	2.2	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.8	3.5	mA	5 MHz logic signal freq.

Pov. B | Page 7 of 20

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
25 Mbps (CR Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (25)</sub>					
5 V/3 V Operation			6.3	8.0	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			3.4	4.8	mA	12.5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (25)</sub>					
5 V/3 V Operation			3.4	4.8	mA	12.5 MHz logic signal freq.
3 V/5 V Operation			6.3	8.0	mA	12.5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	0.01	10	μΑ	$0 \le V_{IA}$ , $V_{IB} \le V_{DD1}$ or $V_{DD2}$
Logic High Input Threshold	V <sub>IH</sub>	$0.7V_{DD1},V_{DD2}$			V	
Logic Low Input Threshold	VIL			$0.3V_{DD1},V_{DD2}$	V	
5 V/3 V Operation		0.8			V	
3 V/5 V Operation		0.4			V	
Logic High Output Voltages	V <sub>OAH</sub> ,	V <sub>DD1</sub> ,	$V_{DD1}$ ,		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
	$V_{OBH}$	$V_{DD2} - 0.1$	$V_{DD2}$			
		V <sub>DD1</sub> , V <sub>DD2</sub> – 0.5	$V_{DD1}$ , $V_{DD2} - 0.2$		V	$I_{Ox} = -4 \text{ mA, } V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub>	0.5	0.0	0.1	V	$I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$
Logic Low output voltages	VOAL, VOBE		0.04	0.1	V	$I_{Ox} = 400  \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA, } V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS					•	TOX TIME OF THE
ADuM120xAR						
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>		1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50		150	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  tplh - tphl  4	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching <sup>6</sup>	t <sub>PSKCD/OD</sub>			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		10		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
ADuM120xBR	1000					at the property constrained and
Minimum Pulse Width <sup>2</sup>	PW			100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>	1	10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	15		55	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse-Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>   <sup>4</sup>	PWD			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change Versus Temperature			5	J	ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew <sup>5</sup>	<b>t</b> <sub>PSK</sub>		_	22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching,	t <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Codirectional Channels <sup>6</sup>	I SINCE					
Channel-to-Channel Matching, Opposing Directional Channels <sup>6</sup>	<b>t</b> <sub>PSKOD</sub>			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>f</sub>					$C_L = 15 \text{ pF, CMOS signal levels}$
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM120xCR			•			
Minimum Pulse Width <sup>2</sup>	PW		20	40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate <sup>3</sup>		25	50		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁴	t <sub>PHL</sub> , t <sub>PLH</sub>	20		50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse-Width Distortion,   tplh - tphl   4	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change Versus Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew⁵	t <sub>PSK</sub>			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> PSKCD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels <sup>6</sup>	<b>t</b> PSKOD			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>f</sub>					C <sub>L</sub> = 15 pF, CMOS signal levels
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
For All Models						
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ , $V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDI (D)</sub>					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel <sup>8</sup>	I <sub>DDI (D)</sub>					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

<sup>&</sup>lt;sup>1</sup> The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total l<sub>DD1</sub> and l<sub>DD2</sub> supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.

<sup>&</sup>lt;sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.

<sup>&</sup>lt;sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the V<sub>Ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $<sup>^{7}</sup>$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>&</sup>lt;sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

#### **PACKAGE CHARACTERISTICS**

Table 4.

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions
Resistance (Input-Output) <sup>1</sup>	R <sub>I-O</sub>	10 <sup>12</sup>		Ω	
Capacitance (Input-Output) <sup>1</sup>	C <sub>I-O</sub>	1.0		pF	f = 1 MHz
Input Capacitance	Cı	4.0		рF	
IC Junction-to-Case Thermal Resistance, Side 1	Ө <sub>ЈСІ</sub>	46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	θιςο	41		°C/W	

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device; Pins 1, 2, 3, and 4 are shorted together, and Pins 5, 6, 7, and 8 are shorted together.

#### **REGULATORY INFORMATION**

The ADuM1200/ADuM1201 have been approved by the following organizations:

#### Table 5.

UL	CSA	VDE
Recognized under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 <sup>2</sup>
2500 V rms isolation voltage		Basic insulation, 560 V peak
		Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000, Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

#### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

 $<sup>^{1}</sup>$  In accordance with UL1577, each ADuM120x is proof-tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5  $\mu$ A).  $^{2}$  In accordance with DIN EN 60747-5-2, each ADuM120x is proof-tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC).

#### DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

Table 7.

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110			
For Rated Mains Voltage ≤ 150 V rms		I–IV	
For Rated Mains Voltage ≤ 300 V rms		I–III	
For Rated Mains Voltage ≤ 400 V rms		I–II	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)		2	
Maximum Working Insulation Voltage	VIORM	560	V peak
Input to Output Test Voltage, Method b1	$V_{PR}$	1050	V peak
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a	$V_{PR}$		
After Environmental Tests Subgroup 1			
$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge < 5 pC		896	V peak
After Input and/or Safety Test Subgroup 2/3		672	
$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>TR</sub> = 10 sec)	$V_{TR}$	4000	V peak
Safety-Limiting Values (maximum value allowed in the event of a failure; also see the thermal derating curve, Figure 3)			
Case Temperature	Ts	150	°C
Side 1 Current	I <sub>S1</sub>	160	mA
Side 2 Current	I <sub>S2</sub>	170	mA
Insulation Resistance at $T_s$ , $V_{10} = 500 \text{ V}$	Rs	>109	Ω

Note that the "\*" marking on the package denotes DIN EN 60747-5-2 approval for a 560 V peak working voltage.

This isolator is suitable for basic isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.




Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN EN 60747-5-2

#### **RECOMMENDED OPERATING CONDITIONS**

Table 8.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>1</sup>	$V_{DD1}$ , $V_{DD2}$	2.7	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields

### **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

Table 9.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T <sub>ST</sub>	-55	150	°C
Ambient Operating Temperature	T <sub>A</sub>	-40	105	°C
Supply Voltages <sup>1</sup>	$V_{DD1}$ , $V_{DD2}$	-0.5	7.0	V
Input Voltage <sup>,1,2</sup>	V <sub>IA</sub> , V <sub>IB</sub>	-0.5	$V_{DDI} + 0.5$	V
Output Voltage <sup>1, 2</sup>	V <sub>OA</sub> , V <sub>OB</sub>	-0.5	$V_{DDO} + 0.5$	V
Average Output Current, per Pin <sup>3</sup>	lo	-35	35	mA
Common-Mode Transients⁴		-100	+100	kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table 10. ADuM1200 Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	Н	Powered	Powered	L	Н	
X	X	Unpowered	Powered	Н	Н	Outputs return to the input state within 1 $\mu$ s of $V_{DDI}$ power restoration.
X	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 $\mu$ s of $V_{DDO}$ power restoration.

Table 11. ADuM1201 Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes		
Н	Н	Powered	Powered	Н	Н			
L	L	Powered	Powered	L	L			
Н	L	Powered	Powered	Н	L			
L	Н	Powered	Powered	L	Н			
X	Х	Unpowered	Powered	Indeterminate	Н	Outputs return to the input state within 1 $\mu$ s of $V_{DD1}$ power restoration.		
Χ	Х	Powered	Unpowered	Н	Indeterminate	Outputs return to the input state within 1 $\mu$ s of $V_{DDO}$ power restoration.		

<sup>&</sup>lt;sup>2</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively.

<sup>&</sup>lt;sup>3</sup> See Figure 3 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>4</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADuM1200 Pin Configuration




Figure 5. ADuM1201 Pin Configuration

Table 12. ADuM1200 Pin Function Descriptions

Pin		
No.	Mnemonic	Function
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	$V_{IA}$	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	GND₁	Ground 1. Ground reference for isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Ground reference for isolator Side 2.
6	V <sub>OB</sub>	Logic Output B.
7	Voa	Logic Output A.
8	$V_{DD2}$	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

Table 13. ADuM1201 Pin Function Descriptions

Pin No.	Mnemonic	Function
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	$V_{OA}$	Logic Output A.
3	$V_{\text{IB}}$	Logic Input B.
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
6	$V_{OB}$	Logic Output B.
7	VIA	Logic Input A.
8	$V_{DD2}$	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation




Figure 7. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 9. Typical ADuM1200 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical ADuM1200  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 11. Typical ADuM1201  $V_{DD1}$  or  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation

### APPLICATION INFORMATION

#### **PC BOARD LAYOUT**

The ADuM120x digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between 0.01  $\mu F$  and 0.1  $\mu F$ . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

#### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.




Figure 12. Propagation Delay Parameters

Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM120x component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM120x components operating under the same conditions.

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 2  $\mu s$  at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5  $\mu s$ , the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 8) by the watchdog timer circuit.

The ADuM120x are extremely immune to external magnetic fields. The limitation on the ADuM120x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM120x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta / dt) \sum \prod_{n=1}^{\infty} r_n^2; n = 1,2,...N$$

where:

 $\beta$  is the magnetic flux density (gauss). N is the number of turns in the receiving coil.  $r_n$  is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM120x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.




Figure 13. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from  $> 1.0 \, \text{V}$  to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM120x transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM120x are extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM120x to affect the component's operation.




Figure 14. Maximum Allowable Current for Various Current-to-ADuM120x Spacings

Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM120x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$$\begin{split} I_{DDI} &= I_{DDI(Q)} & f \leq 0.5 f_r \\ I_{DDI} &= I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} & f > 0.5 f_r \end{split}$$

for each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)}$$
  $f \le 0.5 f_r$   
 $I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$   
 $f > 0.5 f_r$ 

where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).


*f* is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $I_{\rm DD1}$  and  $I_{\rm DD2}$  supply current, the supply currents for each input and output channel corresponding to  $I_{\rm DD1}$  and  $I_{\rm DD2}$  are calculated and totaled. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 provide total  $I_{\rm DD1}$  and  $I_{\rm DD2}$  supply current as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 15. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8) Dimensions shown in millimeters (inches)

#### **ORDERING GUIDE**

Model	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse-Width Distortion (ns)	Temperature Range (°C)	Package Option <sup>1</sup>
ADuM1200AR	2	0	1	100	40	-40 to +105	R-8
ADuM1200AR-RL7	2	0	1	100	40	-40 to +105	R-8
ADuM1200ARZ <sup>2</sup>	2	0	1	100	40	-40 to +105	R-8
ADuM1200ARZ-RL7 <sup>2</sup>	2	0	1	100	40	-40 to +105	R-8
ADuM1200BR	2	0	10	50	3	-40 to +105	R-8
ADuM1200BR-RL7	2	0	10	50	3	-40 to +105	R-8
ADuM1200BRZ <sup>2</sup>	2	0	10	50	3	-40 to +105	R-8
ADuM1200BRZ-RL7 <sup>2</sup>	2	0	10	50	3	-40 to +105	R-8
ADuM1200CR	2	0	25	45	3	-40 to +105	R-8
ADuM1200CR-RL7	2	0	25	45	3	-40 to +105	R-8
ADuM1200CRZ <sup>2</sup>	2	0	25	45	3	-40 to +105	R-8
ADuM1200CRZ-RL7 <sup>2</sup>	2	0	25	45	3	-40 to +105	R-8
ADuM1201AR	1	1	1	100	40	-40 to +105	R-8
ADuM1201AR-RL7	1	1	1	100	40	-40 to +105	R-8
ADuM1201ARZ <sup>2</sup>	1	1	1	100	40	-40 to +105	R-8
ADuM1201ARZ-RL7 <sup>2</sup>	1	1	1	100	40	-40 to +105	R-8
ADuM1201BR	1	1	10	50	3	-40 to +105	R-8
ADuM1201BR-RL7	1	1	10	50	3	-40 to +105	R-8
ADuM1201BRZ <sup>2</sup>	1	1	10	50	3	-40 to +105	R-8
ADuM1201BRZ-RL7 <sup>2</sup>	1	1	10	50	3	-40 to +105	R-8
ADuM1201CR	1	1	25	45	3	-40 to +105	R-8
ADuM1201CR-RL7	1	1	25	45	3	-40 to +105	R-8
ADuM1201CRZ <sup>2</sup>	1	1	25	45	3	-40 to +105	R-8
ADuM1201CRZ-RL7 <sup>2</sup>	1	1	25	45	3	-40 to +105	R-8

 $<sup>^{1}</sup>$  R-8 = 8-lead narrow body SOIC.

 $<sup>^{2}</sup>$  Z = Pb-free part.

NOTES

NOTES

NOTES

