

## CMOS, 240 MHz Triple 10-Bit High Speed Video DAC

**ADV7123** 

**FEATURES** 

240 MSPS Throughput Rate Triple 10-Bit D/A Converters SFDR

 $-70 \text{ dB at } f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1 \text{ MHz}$ 

-53 dB at  $f_{CLK}$  = 140 MHz;  $f_{OUT}$  = 40 MHz

RS-343A/RS-170 Compatible Output

**Complementary Outputs** 

DAC Output Current Range 2 mA to 26 mA

TTL-Compatible Inputs

Internal Reference (1.23 V)

Single Supply +5 V/+3.3 V Operation

48-Lead LQFP Package

Low Power Dissipation (30 mW min @ 3 V)

Low Power Standby Mode (6 mW typ @ 3 V)

Industrial Temperature Range (-40°C to +85°C)

#### **APPLICATIONS**

Digital Video Systems (1600 × 1200 @ 100 Hz) High Resolution Color Graphics

Digital Radio Modulation

**Image Processing** 

Instrumentation

Video Signal Reconstruction

#### **GENERAL DESCRIPTION**


The ADV7123 (ADV®) is a triple high speed, digital-to-analog converter on a single monolithic chip. It consists of three high speed, 10-bit, video D/A converters with complementary outputs, a standard TTL input interface and a high impedance, analog output current source.

The ADV7123 has three separate 10-bit-wide input ports. A single +5 V/+3.3 V power supply and clock are all that are required to make the part functional. The ADV7123 has additional video control signals, composite SYNC and BLANK.

The ADV7123 also has a power-save mode.

The ADV7123 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with lower power dissipation. The ADV7123 is available in a 48-lead LQFP package.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PRODUCT HIGHLIGHTS

- 1. 240 MSPS Throughput.
- 2. Guaranteed monotonic to 10 bits.
- 3. Compatible with a wide variety of high resolution color graphics systems including RS-343A and RS-170A.

ADV is a registered trademark of Analog Devices, Inc.

PEV ADF

Internation furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or

## **ADV7123—SPECIFICATIONS**

# $\textbf{5 V SPECIFICATIONS} \quad \text{(V}_{AA} = +5 \text{ V} \pm 5\%, \text{ V}_{REF} = 1.235 \text{ V}, \text{ R}_{SET} = 560 \text{ } \Omega, \text{ C}_{L} = 10 \text{ pF}. \text{ All specifications T}_{MIN} \text{ to T}_{MAX}^{1} \text{ unless otherwise noted, T}_{J \text{ MAX}} = 110^{\circ}\text{C})$

| Parameter  | Min                               | Тур                                 | Max   | Units  | Test Conditions <sup>1</sup>  |
|--|-----------------------------------|-------------------------------------|---|--|---|
| STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity   | 10<br>-1<br>-1                    | ±0.4<br>±0.25                       | +1<br>+1                                    | Bits<br>LSB<br>LSB                               | Guaranteed Monotonic  |
| DIGITAL AND CONTROL INPUTS Input High Voltage, $V_{IH}$ Input Low Voltage, $V_{IL}$ Input Current, $I_{IN}$ PSAVE Pull-Up Current Input Capacitance, $C_{IN}$  | 2<br>-1                           | 20<br>10                            | 0.8<br>+1                                   | V<br>V<br>μΑ<br>μΑ<br>pF                         | $V_{\rm IN}$ = 0.0 V or $V_{\rm DD}$  |
| ANALOG OUTPUTS  Output Current Output Current DAC to DAC Matching Output Compliance Range, V <sub>OC</sub> Output Impedance, R <sub>OUT</sub> Output Capacitance, C <sub>OUT</sub> Offset Error Gain Error <sup>2</sup>                    | 2.0<br>2.0<br>0<br>-0.025<br>-5.0 | 1.0<br>100<br>10                    | 26.5<br>18.5<br>5<br>+1.4<br>+0.025<br>+5.0 | mA<br>mA<br>%<br>V<br>kΩ<br>pF<br>% FSR<br>% FSR | Green DAC, Sync = High R/G/B DAC, Sync = Low $I_{OUT} = 0 \text{ mA}$ Tested with DAC Output = 0 V FSR = 17.62 mA   |
| VOLTAGE REFERENCE (Ext. and Int.)<br>Reference Range, V <sub>REF</sub>   | 1.12                              | 1.235                               | 1.35  | V  |   |
| POWER DISSIPATION Digital Supply Current <sup>3</sup> Digital Supply Current <sup>3</sup> Digital Supply Current <sup>3</sup> Analog Supply Current Analog Supply Current Standby Supply Current <sup>4</sup> Power Supply Rejection Ratio |                                   | 3.4<br>10.5<br>18<br>67<br>8<br>2.1 | 9<br>15<br>25<br>72<br>5.0<br>0.5           | mA<br>mA<br>mA<br>mA<br>mA<br>mA                 | $f_{CLK} = 50 \text{ MHz}$ $f_{CLK} = 140 \text{ MHz}$ $f_{CLK} = 240 \text{ MHz}$ $R_{SET} = 560 \Omega$ $R_{SET} = 4933 \Omega$ $PSAVE = Low, Digital and Control Inputs at V_{DD}$ |

Specifications subject to change without notice.

NOTES

1 Temperature range  $T_{MIN}$  to  $T_{MAX}$ :  $-40^{\circ}$ C to  $+85^{\circ}$ C at 50 MHz and 140 MHz,  $0^{\circ}$ C to  $70^{\circ}$ C at 240 MHz.

2 Gain error = (Measured (FSC)/Ideal (FSC) -1) × 100), where Ideal =  $V_{REF}/R_{SET} \times K \times (3FFH)$  and K = 7.9896.

3 Digital supply is measured with continuous clock with data input corresponding to a ramp pattern and with an input level at 0 V and V DD.

<sup>&</sup>lt;sup>4</sup>These max/min specifications are guaranteed by characterization to be over 4.75 V to 5.25 V range.

# 3.3 V SPECIFICATIONS ( $V_{AA} = +3.0 \text{ V} - 3.6 \text{ V}, V_{REF} = 1.235 \text{ V}, R_{SET} = 560 \Omega, C_L = 10 pF. All specifications } T_{MIN}$ to $T_{MAX}^2$ unless otherwise noted, $T_{J-MAX} = 110^{\circ}C$ )

| Parameter                                   | Min  | Typ   | Max  | Units | Test Conditions <sup>2</sup>                               |
|---|------|-------|------|-------|--|
| STATIC PERFORMANCE<br>Resolution (Each DAC) |      |       | 10   | Bits  | $R_{SET} = 680 \Omega$                                     |
| Integral Nonlinearity (BSL)                 | -1   | 0.5   | +1   | LSB   | $R_{SET} = 680 \Omega$                                     |
| Differential Nonlinearity                   | -1   | 0.25  | +1   | LSB   | $R_{SET} = 680 \Omega$                                     |
| DIGITAL AND CONTROL INPUTS                  |      |       |      |       |  |
| Input High Voltage, VIH                     | 2.0  |       |      | V     |  |
| Input Low Voltage, V <sub>IL</sub>          |      | 0.8   |      | V     |  |
| Input Current, I <sub>IN</sub>              | -1   |       | +1   | μA    | $V_{\rm IN} = 0.0 \text{ V or } V_{\rm DD}$                |
| PSAVE Pull-Up Current                       |      | 20    |      | μA    |  |
| Input Capacitance, C <sub>IN</sub>          |      | 10    |      | pF    |  |
| ANALOG OUTPUTS                              |      |       |      |       |  |
| Output Current                              | 2.0  |       | 26.5 | mA    | Green DAC, Sync = High                                     |
| Output Current                              | 2.0  |       | 18.5 | mA    | R/G/B DAC, Sync = Low                                      |
| DAC to DAC Matching                         |      | 1.0   |      | %     |  |
| Output Compliance Range, Voc                | 0    |       | +1.4 | V     |  |
| Output Impedance, R <sub>OUT</sub>          |      | 70    |      | kΩ    |  |
| Output Capacitance, C <sub>OUT</sub>        |      | 10    |      | pF    |  |
| Offset Error                                |      | 0     | 0    | % FSR | Tested with DAC Output = 0 V                               |
| Gain Error <sup>3</sup>                     |      | 0     |      | % FSR | FSR = 17.62 mA   |
| VOLTAGE REFERENCE (Ext.)                    |      |       |      |       |  |
| Reference Range, V <sub>REF</sub>           | 1.12 | 1.235 | 1.35 | V     |  |
| VOLTAGE REFERENCE (Int.)                    |      |       |      |       |  |
| Reference Range, V <sub>REF</sub>           |      | 1.235 |      | V     |  |
| POWER DISSIPATION                           |      |       |      |       |  |
| Digital Supply Current <sup>4</sup>         |      | 2.2   | 5.0  | mA    | $f_{CLK} = 50 \text{ MHz}$                                 |
| Digital Supply Current <sup>4</sup>         |      | 6.5   | 12.0 | mA    | $f_{CLK} = 140 \text{ MHz}$                                |
| Digital Supply Current <sup>4</sup>         |      | 11    | 15   | mA    | $f_{CLK} = 240 \text{ MHz}$                                |
| Analog Supply Current                       |      | 67    | 72   | mA    | $R_{SET} = 560 \Omega$                                     |
| Analog Supply Current                       |      | 8     |      | mA    | $R_{SET} = 4933 \Omega$                                    |
| Standby Supply Current                      |      | 2.1   | 5.0  | mA    | PSAVE = Low, Digital and Control Inputs at V <sub>DD</sub> |
| Power Supply Rejection Ratio                |      | 0.1   | 0.5  | %/%   | 1  |

<sup>&</sup>lt;sup>1</sup>These max/min specifications are guaranteed by characterization to be over 3.0 V to 3.6 V range.

<sup>&</sup>lt;sup>2</sup>Temperature range  $T_{MIN}$  to  $T_{MAX}$ : -40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz. <sup>3</sup>Gain error = (Measured (FSC)/Ideal (FSC) -1) × 100), where Ideal =  $V_{REF}/R_{SET} \times K \times (3FFH)$  and K = 7.9896.

<sup>&</sup>lt;sup>4</sup>Digital supply is measured with continuous clock with data input corresponding to a ramp pattern and with an input level at 0 V and V DD.

Specifications subject to change without notice.

## **ADV7123—SPECIFICATIONS**

# **5 V DYNAMIC SPECIFICATIONS** $(V_{AA} = +5 \text{ V} \pm 5\%^1, V_{REF} = 1.235 \text{ V}, R_{SET} = 560 \Omega, C_L = 10 \text{ pF. All specifications are for } T_A = +25^{\circ}\text{C}$ unless otherwise noted, $T_{J \text{ MAX}} = 110^{\circ}\text{C}$ )

| Parameter  | Min | Тур     | Max | Units |
|--|-----|---------|-----|-------|
| AC LINEARITY   |     |         |     |       |
| Spurious-Free Dynamic Range to Nyquist <sup>2</sup>  |     |         |     |       |
| Single-Ended Output  |     |         |     |       |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1.00 \text{ MHz}$   |     | 67      |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$   |     | 67      |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}$   |     | 63      |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 20.2 \text{ MHz}$   |     | 55      |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$  |     | 62      |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}$  |     | 60      |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 20.2 \text{ MHz}$  |     | 54      |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 40.4 \text{ MHz}$  |     | 48      |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$  |     | 57      |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}$  |     | 58      |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}; f_{OUT} = 20.2 \text{ MHz}$  |     | 52      |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}; f_{OUT} = 40.4 \text{ MHz}$  |     | 41      |     | dBc   |
| Double-Ended Output  |     |         |     |       |
| $f_{CLK} = 50 \text{ MHz}$ ; $f_{OUT} = 1.00 \text{ MHz}$  |     | 70      |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}; f_{\text{OUT}} = 2.51 \text{ MHz}$   |     | 70      |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}$   |     | 65      |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}$ ; $f_{\text{OUT}} = 20.2 \text{ MHz}$  |     | 54      |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$  |     | 67      |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}$ ; $f_{\text{OUT}} = 5.04 \text{ MHz}$   |     | 63      |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}; f_{\text{OUT}} = 20.2 \text{ MHz}$  |     | 58      |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}; f_{\text{OUT}} = 40.4 \text{ MHz}$  |     | 52      |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 2.51 \text{ MHz}$  |     | 62      |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 5.04 \text{ MHz}$  |     | 61      |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 20.2 \text{ MHz}$  |     | 55      |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 40.4 \text{ MHz}$  |     | 53      |     | dBc   |
| Spurious-Free Dynamic Range Within a Window  |     | 33      |     | ubt   |
| Single-Ended Output  |     |         |     |       |
| $f_{CLK} = 50 \text{ MHz}$ ; $f_{OUT} = 1.00 \text{ MHz}$ ; 1 MHz Span   |     | 77      |     | dBc   |
| $f_{CLK}$ = 50 MHz; $f_{OUT}$ = 5.04 MHz; 2 MHz Span   |     | 73      |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}$ ; $f_{\text{OUT}} = 5.04 \text{ MHz}$ ; 4 MHz Span                              |     | 64      |     | dBc   |
| Double-Ended Output  |     | 01      |     | u DC  |
| $f_{CLK}$ = 50 MHz; $f_{OUT}$ = 1.00 MHz; 1 MHz Span   |     | 74      |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}$ ; $f_{\text{OUT}} = 5.00 \text{ MHz}$ ; 2 MHz Span                               |     | 73      |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}$ ; $f_{\text{OUT}} = 5.00 \text{ MHz}$ ; 4 MHz Span                              |     | 60      |     | dBc   |
| Total Harmonic Distortion  |     | 00      |     | u DC  |
| $f_{CLK}$ = 50 MHz; $f_{OUT}$ = 1.00 MHz   |     |         |     |       |
| $T_A = +25^{\circ}C$   |     | 66      |     | dBc   |
| $T_{\text{MIN}}$ to $T_{\text{MAX}}$   |     | 65      |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}$ ; $f_{\text{OUT}} = 2.00 \text{ MHz}$  |     | 64      |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}; f_{\text{OUT}} = 2.00 \text{ MHz}$  |     | 63      |     | dBc   |
| $f_{CLK} = 100 \text{ NMz}, f_{OUT} = 2.00 \text{ NMz}$<br>$f_{CLK} = 140 \text{ MHz}; f_{OUT} = 2.00 \text{ MHz}$ |     | 55      |     | dBc   |
| DAC PERFORMANCE  |     | ,,      |     | ubc   |
| Glitch Impulse   |     | 10      |     | pVs   |
| DAC Crosstalk <sup>3</sup>   |     | 23      |     | dB    |
| Data Feedthrough <sup>4, 5</sup>   |     | 22      |     | dB    |
| Clock Feedthrough <sup>4, 5</sup>  |     | 33      |     | dB    |
| Clock reculifough  |     | <i></i> |     | uD    |

#### NOTES

<sup>&</sup>lt;sup>1</sup>These max/min specifications are guaranteed by characterization over 4.75 V to 5.25 V range.

 $<sup>^{2}</sup>$ Note that the ADV7123 exhibits high performance when operating with an internal voltage reference,  $V_{REF}$ .

<sup>&</sup>lt;sup>3</sup>DAC to DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

<sup>&</sup>lt;sup>4</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

<sup>&</sup>lt;sup>5</sup>TTL input values are 0 V to 3 V, with input rise/fall times ≤3 ns, measured the 10% and 90% points. Timing reference points is 50% for inputs and outputs.

# 3.3 V DYNAMIC SPECIFICATIONS $(V_{AA}=+3.0\ V-3.6\ V^1,\ V_{REF}=1.235\ V,\ R_{SET}=680\ \Omega,\ C_L=10\ pF.$ All specifications are $T_A=+25^\circ C$ unless otherwise noted, $T_{J_{MAX}}=110^\circ C)$

| Parameter  | Min | Typ | Max | Units |
|--|-----|-----|-----|-------|
| AC LINEARITY   |     |     |     |       |
| Spurious-Free Dynamic Range to Nyquist <sup>2</sup>                      |     |     |     |       |
| Single-Ended Output  |     |     |     |       |
| $f_{CLK} = 50 \text{ MHz}$ ; $f_{OUT} = 1.00 \text{ MHz}$                |     | 67  |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$                   |     | 67  |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}$ ; $f_{\text{OUT}} = 5.04 \text{ MHz}$  |     | 63  |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 20.2 \text{ MHz}$                   |     | 55  |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$                  |     | 62  |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}$                  |     | 60  |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 20.2 \text{ MHz}$                  |     | 54  |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 40.4 \text{ MHz}$                  |     | 48  |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}; f_{OUT} = 2.51 \text{ MHz}$                  |     | 57  |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 5.04 \text{ MHz}$    |     | 58  |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 20.2 \text{ MHz}$    |     | 52  |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 40.4 \text{ MHz}$    |     | 41  |     | dBc   |
| Double-Ended Output  |     |     |     |       |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1.00 \text{ MHz}$                   |     | 70  |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}; f_{\text{OUT}} = 2.51 \text{ MHz}$     |     | 70  |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}$ ; $f_{\text{OUT}} = 5.04 \text{ MHz}$  |     | 65  |     | dBc   |
| $f_{\text{CLK}} = 50 \text{ MHz}$ ; $f_{\text{OUT}} = 20.2 \text{ MHz}$  |     | 54  |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}; f_{\text{OUT}} = 2.51 \text{ MHz}$    |     | 67  |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}$ ; $f_{\text{OUT}} = 5.04 \text{ MHz}$ |     | 63  |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}; f_{\text{OUT}} = 20.2 \text{ MHz}$    |     | 58  |     | dBc   |
| $f_{\text{CLK}} = 100 \text{ MHz}; f_{\text{OUT}} = 40.4 \text{ MHz}$    |     | 52  |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 2.51 \text{ MHz}$    |     | 62  |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 5.04 \text{ MHz}$    |     | 61  |     | dBc   |
| $f_{\text{CLK}} = 140 \text{ MHz}; f_{\text{OUT}} = 20.2 \text{ MHz}$    |     | 55  |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}$ ; $f_{OUT} = 40.4 \text{ MHz}$               |     | 53  |     | dBc   |
| Spurious-Free Dynamic Range Within a Window                              |     |     |     |       |
| Single-Ended Output  |     |     |     |       |
| $f_{CLK} = 50 \text{ MHz}$ ; $f_{OUT} = 1.00 \text{ MHz}$ ; 1 MHz Span   |     | 77  |     | dBc   |
| $f_{CLK}$ = 50 MHz; $f_{OUT}$ = 5.04 MHz; 2 MHz Span                     |     | 73  |     | dBc   |
| $f_{CLK}$ = 140 MHz; $f_{OUT}$ = 5.04 MHz; 4 MHz Span                    |     | 64  |     | dBc   |
| Double-ended Output  |     |     |     |       |
| $f_{CLK} = 50 \text{ MHz}$ ; $f_{OUT} = 1.00 \text{ MHz}$ ; 1 MHz Span   |     | 74  |     | dBc   |
| $f_{CLK}$ = 50 MHz; $f_{OUT}$ = 5.00 MHz; 2 MHz Span                     |     | 73  |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}$ ; $f_{OUT} = 5.00 \text{ MHz}$ ; 4 MHz Span  |     | 60  |     | dBc   |
| Total Harmonic Distortion  |     |     |     |       |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1.00 \text{ MHz}$                   |     |     |     |       |
| $T_A = +25^{\circ}C$   |     | 66  |     | dBc   |
| $T_{ m MIN}$ to $T_{ m MAX}$   |     | 65  |     | dBc   |
| $f_{CLK} = 50 \text{ MHz}; f_{OUT} = 2.00 \text{ MHz}$                   |     | 64  |     | dBc   |
| $f_{CLK} = 100 \text{ MHz}; f_{OUT} = 2.00 \text{ MHz}$                  |     | 64  |     | dBc   |
| $f_{CLK} = 140 \text{ MHz}; f_{OUT} = 2.00 \text{ MHz}$                  |     | 55  |     | dBc   |
| DAC PERFORMANCE  |     |     |     |       |
| Glitch Impulse   |     | 10  |     | pVs   |
| DAC Crosstalk <sup>3</sup>   |     | 23  |     | dB    |
| Data Feedthrough <sup>4, 5</sup>   |     | 22  |     | dB    |
| Clock Feedthrough <sup>4, 5</sup>  |     | 33  |     | dB    |

### NOTES

<sup>&</sup>lt;sup>1</sup>These max/min specifications are guaranteed by characterization over 3.0 V to 3.6 V range.

<sup>&</sup>lt;sup>2</sup>Note that the ADV7123 exhibits high performance when operating with an internal voltage reference, V<sub>REF</sub>.

<sup>&</sup>lt;sup>3</sup>DAC to DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

<sup>&</sup>lt;sup>4</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

<sup>&</sup>lt;sup>5</sup>TTL input values are 0 V to 3 V, with input rise/fall times ≤3 ns, measured the 10% and 90% points. Timing reference points is 50% for inputs and outputs.

Specifications subject to change without notice.

 $\textbf{5 V TIMING-SPECIFICATIONS}^{1} \quad \text{(V}_{AA} = +5 \text{ V} \pm 5\%^{2}, \text{ V}_{REF} = 1.235 \text{ V}, \text{ R}_{SET} = 560 \ \Omega, \text{ C}_{L} = 10 \text{ pF}. \text{ All specifications T}_{MIN} \text{ to T}_{MAX}^{3} \\ \text{unless otherwise noted, T}_{J \ MAX} = 110^{\circ}\text{C})$ 

| Parameter  | Min   | Тур  | Max | Units        | Condition                   |
|--|-------|------|-----|--------------|-----------------------------|
| ANALOG OUTPUTS   |       |      |     |              |                             |
| Analog Output Delay, t <sub>6</sub>                        |       | 5.5  |     | ns           |                             |
| Analog Output Rise/Fall Time, t <sub>7</sub> <sup>4</sup>  |       | 1.0  |     | ns           |                             |
| Analog Output Transition Time, t <sub>8</sub> <sup>5</sup> |       | 15   |     | ns           |                             |
| Analog Output Skew, t <sub>9</sub> <sup>6</sup>            |       | 1    | 2   | ns           |                             |
| CLOCK CONTROL  |       |      |     |              |                             |
| ${ m f_{CLK}}^7$   | 0.5   |      | 50  | MHz          | 50 MHz Grade                |
| ${ m f_{CLK}}^7$   | 0.5   |      | 140 | MHz          | 140 MHz Grade               |
| ${ m f_{CLK}}^7$   | 0.5   |      | 240 | MHz          | 240 MHz Grade               |
| Data and Control Setup, t <sub>1</sub>                     | 1.5   |      |     | ns           |                             |
| Data and Control Hold, t2                                  | 2.5   |      |     | ns           |                             |
| Clock Pulsewidth High, t4                                  | 1.875 | 1.1  |     | ns           | $f_{MAX} = 240 \text{ MHz}$ |
| Clock Pulsewidth Low t <sub>5</sub>                        | 1.875 | 1.25 |     | ns           | $f_{MAX} = 240 \text{ MHz}$ |
| Clock Pulsewidth High t <sub>4</sub>                       | 2.85  |      |     | ns           | $f_{MAX} = 140 \text{ MHz}$ |
| Clock Pulsewidth Low t <sub>5</sub>                        | 2.85  |      |     | ns           | $f_{MAX} = 140 \text{ MHz}$ |
| Clock Pulsewidth High t <sub>4</sub>                       | 8.0   |      |     | ns           | $f_{MAX} = 50 \text{ MHz}$  |
| Clock Pulsewidth Low t <sub>5</sub>                        | 8.0   |      |     | ns           | $f_{MAX} = 50 \text{ MHz}$  |
| Pipeline Delay, t <sub>PD</sub> <sup>6</sup>               | 1.0   | 1.0  | 1.0 | Clock Cycles |                             |
| PSAVE Up Time, t <sub>10</sub> <sup>6</sup>                |       | 2    | 10  | ns           |                             |

#### NOTES

Specifications subject to change without notice.

 $<sup>^{1}</sup>$ Timing specifications are measured with input levels of 3.0 V ( $V_{IH}$ ) and 0 V ( $V_{IL}$ ) 0 for both 5 V and 3.3 V supplies.

<sup>&</sup>lt;sup>2</sup>These maximum and minimum specifications are guaranteed over this range.

 $<sup>^3</sup>$ Temperature range:  $T_{MIN}$  to  $T_{MAX}$ :  $-40^{\circ}$ C to  $+85^{\circ}$ C at 50 MHz and 140 MHz,  $0^{\circ}$ C to  $+70^{\circ}$ C at 240 MHz.

<sup>&</sup>lt;sup>4</sup>Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition.

<sup>&</sup>lt;sup>5</sup>Measured from 50% point of full-scale transition to 2% of final value.

<sup>&</sup>lt;sup>6</sup>Guaranteed by characterization.


 $<sup>^{7}</sup>f_{CLK}$  max specification production tested at 125 MHz and 5 V limits specified here are guaranteed by characterization.

## 3.3 V TIMING—SPECIFICATIONS 1 ( $V_{AA} = +3.0 \text{ V} - 3.6 \text{ V}^2$ , $V_{REF} = 1.235 \text{ V}$ , $R_{SET} = 560 \Omega$ , $C_L = 10 \text{ pF}$ . All specifications $T_{MIN}$ to $T_{MAX}^3$ unless otherwise noted, $T_{JMAX} = 110^{\circ}\text{C}$ )

| Parameter  | Min  | Тур | Max | Units        | Condition                   |
|--|------|-----|-----|--------------|-----------------------------|
| ANALOG OUTPUTS   |      |     |     |              |                             |
| Analog Output Delay, t <sub>6</sub>                        |      | 7.5 |     | ns           |                             |
| Analog Output Rise/Fall Time, t <sub>7</sub> <sup>4</sup>  |      | 1.0 |     | ns           |                             |
| Analog Output Transition Time, t <sub>8</sub> <sup>5</sup> |      | 15  |     | ns           |                             |
| Analog Output Skew, t <sub>9</sub> <sup>6</sup>            |      | 1   | 2   | ns           |                             |
| CLOCK CONTROL  |      |     |     |              |                             |
| ${ m f_{CLK}}^7$   |      |     | 50  | MHz          | 50 MHz Grade                |
| ${ m f_{CLK}}^7$   |      |     | 140 | MHz          | 140 MHz Grade               |
| ${ m f_{CLK}}^7$   |      |     | 240 | MHz          | 240 MHz Grade               |
| Data and Control Setup, t <sub>1</sub>                     | 1.5  |     |     | ns           |                             |
| Data and Control Hold, t2                                  | 2.5  |     |     | ns           |                             |
| Clock Pulsewidth High, t4                                  |      | 1.1 |     | ns           | $f_{MAX} = 240 \text{ MHz}$ |
| Clock Pulsewidth Low t <sub>5</sub>                        |      | 1.4 |     | ns           | $f_{MAX} = 240 \text{ MHz}$ |
| Clock Pulsewidth High t <sub>4</sub>                       | 2.85 |     |     | ns           | $f_{MAX} = 140 \text{ MHz}$ |
| Clock Pulsewidth Low t <sub>5</sub>                        | 2.85 |     |     | ns           | $f_{MAX} = 140 \text{ MHz}$ |
| Clock Pulsewidth High t <sub>4</sub>                       | 8.0  |     |     | ns           | $f_{MAX} = 50 \text{ MHz}$  |
| Clock Pulsewidth Low t <sub>5</sub>                        | 8.0  |     |     | ns           | $f_{MAX} = 50 \text{ MHz}$  |
| Pipeline Delay, t <sub>PD</sub> <sup>6</sup>               | 1.0  | 1.0 | 1.0 | Clock Cycles |                             |
| PSAVE Up Time, t <sub>10</sub> <sup>6</sup>                |      | 4   | 10  | ns           |                             |

#### NOTES

Specifications subject to change without notice.



#### NOTES:

- 1. OUTPUT DELAY ( $\rm f_6$ ) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.
- 2. OUTPUT RISE/FALL TIME ( $t_7$ ) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.
- 3. TRANSITION TIME  $(t_8)$  MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT VALUE.

Figure 1. Timing Diagram

 $<sup>^{1}</sup>$ Timing specifications are measured with input levels of 3.0 V ( $V_{IH}$ ) and 0 V ( $V_{II}$ ) 0 for both 5 V and 3.3 V supplies.

<sup>&</sup>lt;sup>2</sup>These maximum and minimum specifications are guaranteed over this range.

 $<sup>^3</sup>$ Temperature range:  $T_{MIN}$  to  $T_{MAX}$ : -40 °C to +85 °C at 50 MHz and 140 MHz, 0 °C to +70 °C at 240 MHz.

<sup>&</sup>lt;sup>4</sup>Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition.

<sup>&</sup>lt;sup>5</sup>Measured from 50% point of full-scale transition to 2% of final value.

<sup>&</sup>lt;sup>6</sup>Guaranteed by characterization.

<sup>&</sup>lt;sup>7</sup>f<sub>CLK</sub> max specification production tested at 125 MHz and 5 V limits specified here are guaranteed by characterization.

#### ABSOLUTE MAXIMUM RATINGS1

| V <sub>AA</sub> to GND+7 V   |
|--|
| Voltage on any Digital Pin GND – 0.5 V to $V_{AA}$ + 0.5 V               |
| Ambient Operating Temperature ( $T_A$ ) $-40^{\circ}C$ to $+85^{\circ}C$ |
| Storage Temperature ( $T_S$ )65°C to +150°C                              |
| Junction Temperature ( $T_J$ )+150°C                                     |
| Lead Temperature (Soldering, 10 sec)+300°C                               |
| Vapor Phase Soldering (1 Minute)   |
| $I_{OUT}$ to $GND^2$ $\hdots$ 0 V to $V_{AA}$                            |

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


<sup>2</sup>Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

#### ORDERING INFORMATION

|                         | Speed Options       |                      |                      |  |  |  |
|-------------------------|---------------------|----------------------|----------------------|--|--|--|
| Package                 | 50 MHz <sup>1</sup> | 140 MHz <sup>1</sup> | 240 MHz <sup>2</sup> |  |  |  |
| Plastic LQFP<br>(ST-48) | ADV7123KST50        | ADV7123KST140        | ADV7123JST240        |  |  |  |

NOTES

#### PIN CONFIGURATION



#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7123 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup>Specified for -40°C to +85°C operation.

<sup>&</sup>lt;sup>2</sup>Specified for 0°C to +70°C operation.

### PIN FUNCTION DESCRIPTIONS

| Pin   |  |  |  |  |  |  |
|---|--|--|--|--|--|--|
| Mnemonic  | Function   |  |  |  |  |  |
| BLANK   | Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The BLANK signal is latched on the rising edge of CLOCK. While BLANK is a logical zero, the R0–R9, G0–G9 and R0–R9 pixel inputs are ignored.  |  |  |  |  |  |
| SYNC  | Composite sync control input (TTL compatible). A logical zero on the <u>SYNC</u> input switches off a 40 IRE current source. This is internally connected to the IOG analog output. <u>SYNC</u> does not override any other control or data input, therefore, it should only be asserted during the blanking interval. <u>SYNC</u> is latched on the rising edge of CLOCK. |  |  |  |  |  |
|   | If sync information is not required on the green channel, the SYNC input should be tied to logical zero.   |  |  |  |  |  |
| CLOCK   | Clock input (TTL compatible). The rising edge of CLOCK latches the R0–R9, G0–G9, B0–B9, SYNC and BLANK pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.   |  |  |  |  |  |
| R0–R9,<br>G0–G9,<br>B0–B9   | Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular PCB power or ground plane.  |  |  |  |  |  |
| IOR, IOG, IOB   | Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.   |  |  |  |  |  |
| $\overline{\text{IOR}}, \overline{\text{IOG}}, \overline{\text{IOB}}$ | Differential red, green and blue current outputs (high impedance current sources). These RGB video outputs are specified to directly drive RS-343A and RS-170 video levels into a doubly terminated 75 $\Omega$ load. If the complementary outputs are not required, these outputs should be tied to ground.   |  |  |  |  |  |
| <b>PSAVE</b>  | Power Save Control Pin. Reduced power consumption is available on the ADV7123 when this pin is active.   |  |  |  |  |  |
| $R_{\text{SET}}$  | A resistor ( $R_{SET}$ ) connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current.   |  |  |  |  |  |
|   | The relationship between $R_{SET}$ and the full-scale output current on IOG (assuming $I_{SYNC}$ is connected to IOG) is given by:   |  |  |  |  |  |
|   | $R_{SET} (\Omega) = 12,081 \times V_{REF} (V)/IOG (mA)$  |  |  |  |  |  |
|   | The relationship between R <sub>SET</sub> and the full-scale output current on IOR, IOG and IOB is given by:   |  |  |  |  |  |
|   | IOG (mA) = 12,081 × $V_{REF}$ (V)/ $R_{SET}$ ( $\Omega$ ) (SYNC being asserted)<br>IOR, IOB (mA) = 8,627 × $V_{REF}$ (V)/ $R_{SET}$ ( $\Omega$ )   |  |  |  |  |  |
|   | The equation for IOG will be the same as that for IOR and IOB when SYNC is not being used, i.e., SYNC tied permanently low.  |  |  |  |  |  |
| COMP  | Compensation pin. This is a compensation pin for the internal reference amplifier. A 0.1 $\mu$ F ceramic capacitor must be connected between COMP and $V_{AA}$ .   |  |  |  |  |  |
| $V_{REF}$   | Voltage reference input for DACs or voltage reference output (1.235 V)   |  |  |  |  |  |
| $V_{AA}$  | Analog power supply (5 V $\pm$ 5%). All V <sub>AA</sub> pins on the ADV7123 must be connected.   |  |  |  |  |  |
| GND   | Ground. All GND pins must be connected.  |  |  |  |  |  |

#### **TERMINOLOGY**

#### **Blanking Level**

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level that will shut off the picture tube, resulting in the blackest possible picture.

#### Color Video (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

#### Sync Signal (SYNC)

The position of the composite video signal that synchronizes the scanning process.

#### **Gray Scale**

The discrete levels of video signal between reference black and reference white levels. A 10-bit DAC contains 1024 different levels, while an 8-bit DAC contains 256.

#### Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### Reference Black Level

The maximum negative polarity amplitude of the video signal.

#### Reference White Level

The maximum positive polarity amplitude of the video signal.

#### Sync Leve

The peak level of the  $\overline{SYNC}$  signal.

#### Video Signal

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion that may be visually observed.

## **5 V—Typical Performance Characteristics**

 $(V_{AA}=+5~V,~V_{REF}=1.235~V,~I_{OUT}=17.62~mA,~50~\Omega$  Doubly Terminated Load, Differential Output Loading,  $T_A=+25^{\circ}C)$ 




Figure 2. SFDR vs.  $f_{OUT} @ f_{CLOCK} =$  140 MHz (Single Ended and Differential)




Figure 3. SFDR vs.  $f_{OUT}$  @  $f_{CLOCK}$  = 50 MHz (Single Ended and Differential)




Figure 4. SFDR vs. Temperature @  $f_{CLOCK} = 50 \text{ MHz} (f_{OUT} = 1 \text{ MHz})$ 




Figure 5. THD vs.  $f_{CLOCK} @ f_{OUT} = 2 \text{ MHz}$  (2nd, 3rd and 4th Harmonics)




Figure 6. Linearity vs. I<sub>OUT</sub>




Figure 7. Typical Linearity (INL)




Figure 8. Single-Tone SFDR @  $f_{CLOCK}$  = 140 MHz ( $f_{OUT1}$  = 2 MHz)




Figure 9. Single-Tone SFDR @  $f_{CLOCK}$  = 140 MHz ( $f_{OUT1}$  = 20 MHz)




Figure 10. Dual-Tone SFDR @  $f_{CLOCK}$  = 140 MHz ( $f_{OUT1}$  = 13.5 MHz,  $f_{OUT2}$  = 14.5 MHz)

## **3 V—Typical Performance Characteristics**

 $(V_{AA}=+3~V,~V_{REF}=1.235~V,~I_{OUT}=17.62~mA,~50~\Omega$  Doubly Terminated Load, Differential Output Loading,  $T_A=+25^{\circ}C$ )




Figure 11. SFDR vs.  $f_{OUT}$  @  $f_{CLOCK}$  = 140 MHz (Single Ended and Differential)




Figure 12. SFDR vs.  $f_{OUT}$  @  $f_{CLOCK}$  = 140 MHz (Single Ended and Differential)




Figure 13. SFDR vs. Temperature @  $f_{CLOCK} = 50$  MHz,  $(f_{OUT} = 1$  MHz)




Figure 14. THD vs.  $f_{CLOCK} @ f_{OUT} = 2 \text{ MHz (2nd, 3rd and 4th Harmonics)}$ 




Figure 15. Linearity vs. I<sub>OUT</sub>




Figure 16. Typical Linearity




Figure 17. Single-Tone SFDR @  $f_{CLOCK} = 140 \text{ MHz} (f_{OUT1} = 2 \text{ MHz})$ 




Figure 18. Single-Tone SFDR @  $f_{CLOCK} = 140 \text{ MHz} (f_{OUT1} = 20 \text{ MHz})$ 




Figure 19. Dual-Tone SFDR @  $f_{CLOCK}$  = 140 MHz ( $f_{OUT1}$  = 13.5 MHz,  $f_{OUT2}$  = 14.5 MHz)

#### CIRCUIT DESCRIPTION AND OPERATION

The ADV7123 contains three 10-bit D/A converters, with three input channels, each containing a 10-bit register. Also integrated on board the part is a reference amplifier. CRT control functions BLANK and SYNC are integrated on board the ADV7123.

#### **Digital Inputs**

Thirty bits of pixel data (color information) R0-R9, G0-G9 and B0-B9 are latched into the device on the rising edge of each clock cycle. This data is presented to the three 10-bit DACs and then converted to three analog (RGB) output waveforms. See Figure 20.




Figure 20. Video Data Input/Output

The ADV7123 has two additional control signals that are latched to the analog video outputs in a similar fashion. BLANK and SYNC are each latched on the rising edge of CLOCK to maintain synchronization with the pixel data stream.

The  $\overline{BLANK}$  and  $\overline{SYNC}$  functions allow for the encoding of these video synchronization signals onto the RGB video output. This is done by adding appropriately weighted current sources to the analog outputs, as determined by the logic levels on the BLANK and SYNC digital inputs. Figure 21 shows the analog output, RGB video waveform of the ADV7123. The influence of SYNC and BLANK on the analog video waveform is illustrated.

Table I details the resultant effect on the analog outputs of BLANK and SYNC.

All these digital inputs are specified to accept TTL logic levels.

#### Clock Input

Retrace Factor

The CLOCK input of the ADV7123 is typically the pixel clock rate of the system. It is also known as the dot rate. The dot rate, and hence the required CLOCK frequency, will be determined by the on-screen resolution, according to the following equation:

Dot Rate = 
$$(Horiz Res) \times (Vert Res) \times (Refresh Rate)/$$
  
(Retrace Factor)


= Number of Pixels/Line. Horiz Res Vert Res = Number of Lines/Frame.

Refresh Rate = Horizontal Scan Rate. This is the rate at which the screen must be refreshed, typically 60 Hz for a noninterlaced sys-

tem or 30 Hz for an interlaced system. Total Blank Time Factor. This takes into

account that the display is blanked for a certain fraction of the total duration of

each frame (e.g., 0.8).



1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75 $\Omega$  LOAD.

2.  $V_{REF} = 1.235V$ ,  $R_{SET} = 530\Omega$ .

3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 21. RGB Video Output Waveform

Table I. Video Output Truth Table ( $R_{SET}$  = 530  $\Omega$ ,  $R_{LOAD}$  = 37.5  $\Omega$ )

| Description    | IOG (mA)     | IOG (mA)      | IOR/IOB | ĪOR/ĪOB       | SYNC | BLANK | DAC<br>Input Data |
|----------------|--------------|---------------|---------|---------------|------|-------|-------------------|
| WHITE LEVEL    | 26.67        | 0             | 18.62   | 0             | 1    | 1     | 3FFH              |
| VIDEO          | Video + 8.05 | 18.62 – Video | Video   | 18.62 - Video | 1    | 1     | Data              |
| VIDEO to BLANK | Video        | 18.62 – Video | Video   | 18.62 - Video | 0    | 1     | Data              |
| BLACK LEVEL    | 8.05         | 18.62         | 0       | 18.62         | 1    | 1     | 000H              |
| BLACK to BLANK | 0            | 18.62         | 0       | 18.62         | 0    | 1     | 000H              |
| BLANK LEVEL    | 8.05         | 18.62         | 0       | 18.62         | 1    | 0     | xxxH              |
| SYNC LEVEL     | 0            | 18.62         | 0       | 18.62         | 0    | 0     | xxxH              |

Therefore, if we have a graphics system with a  $1024 \times 1024$  resolution, a noninterlaced 60 Hz refresh rate and a retrace factor of 0.8, then:

Dot Rate =  $1024 \times 1024 \times 60/0.8$ 

= 78.6 MHz

The required CLOCK frequency is thus 78.6 MHz.

All video data and control inputs are latched into the ADV7123 on the rising edge of CLOCK, as previously described in the Digital Inputs section. It is recommended that the CLOCK input to the ADV7123 be driven by a TTL buffer (e.g., 74F244).

#### Video Synchronization and Control

The ADV7123 has a single composite sync (SYNC) input control. Many graphics processors and CRT controllers have the ability of generating horizontal sync (HSYNC), vertical sync (VSYNC) and composite SYNC.

In a graphics system that does not automatically generate a composite  $\overline{SYNC}$  signal, the inclusion of some additional logic circuitry will enable the generation of a composite  $\overline{SYNC}$  signal.

The sync current is internally connected directly to the IOG output, thus encoding video synchronization information onto the green video channel. If it is not required to encode sync information onto the ADV7123, the SYNC input should be tied to logic low.

#### **Reference Input**

The ADV7123 contains an onboard voltage reference. The  $V_{REF}$  pin is normally terminated to  $V_{AA}$  through a 0.1  $\mu F$  capacitor. Alternatively, the part could, if required, be overdriven by an external 1.23 V reference (AD1580).

A resistance  $R_{SET}$  connected between the  $R_{SET}$  pin and GND determines the amplitude of the output video level according to Equations 1, 2 for the ADV7123:

$$IOG^{\star} (mA) = 12,081 \times V_{REF} (V)/R_{SET} (\Omega)$$
 (1)

$$IOR, IOB (mA) = 8,627 \times V_{REF} (V) / R_{SET} (\Omega)$$
 (2)

Using a variable value of  $R_{SET}$ , as shown in Figure 22, allows for accurate adjustment of the analog output video levels. Use of a fixed 560  $\Omega$   $R_{SET}$  resistor yields the analog output levels as quoted in the specification page. These values typically correspond to the RS-343A video waveform values as shown in Figure 21.

#### **D/A Converters**

The ADV7123 contains three matched 10-bit D/A converters. The DACs are designed using an advanced, high speed, segmented architecture. The bit currents corresponding to each digital input are routed to either the analog output (bit = "1") or GND (bit = "0") by a sophisticated decoding scheme. As all this circuitry is on one monolithic device, matching between the three DACs is optimized. As well as matching, the use of identical current sources in a monolithic design guarantees monotonicity and low glitch. The onboard operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

#### **Analog Outputs**

The ADV7123 has three analog outputs, corresponding to the red, green and blue video signals.

The red, green and blue analog outputs of the ADV7123 are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a 37.5  $\Omega$  load, such as a doubly terminated 75  $\Omega$  coaxial cable. Figure 22a shows the required configuration for each of the three RGB outputs connected into a doubly terminated 75  $\Omega$  load. This arrangement will develop RS-343A video output voltage levels across a 75  $\Omega$  monitor.

A suggested method of driving RS-170 video levels into a 75  $\Omega$  monitor is shown in Figure 22b. The output current levels of the DACs remain unchanged, but the source termination resistance,  $Z_S$ , on each of the three DACs is increased from 75  $\Omega$  to 150  $\Omega$ .




Figure 22a. Analog Output Termination for RS-343A




Figure 22b. Analog Output Termination for RS-170

More detailed information regarding load terminations for various output configurations, including RS-343A and RS-170, is available in an Application Note entitled "Video Formats & Required Load Terminations" available from Analog Devices, publication no. E1228–15–1/89.

Figure 21 shows the video waveforms associated with the three RGB outputs driving the doubly terminated 75  $\Omega$  load of Figure 22a. As well as the gray scale levels, Black Level to White Level, the diagram also shows the contributions of  $\overline{SYNC}$  and  $\overline{BLANK}$  for the ADV7123. These control inputs add appropriately weighted currents to the analog outputs, producing the specific output level requirements for video applications. Table I details how the  $\overline{SYNC}$  and  $\overline{BLANK}$  inputs modify the output levels.

### **Gray Scale Operation**

The ADV7123 can be used for stand-alone, gray scale (monochrome) or composite video applications (i.e., only one channel used for video information). Any one of the three channels, RED, GREEN or BLUE can be used to input the digital video data. The two unused video data channels should be tied to logical zero. The unused analog outputs should be terminated with the same load as that for the used channel. In other words, if the red channel is used and IOR is terminated with a doubly terminated 75  $\Omega$  load (37.5  $\Omega$ ), IOB and IOG should be terminated with 37.5  $\Omega$  resistors. See Figure 23.

<sup>\*</sup>Applies to the ADV7123 only when \$\overline{SYNC}\$ is being used. If \$\overline{SYNC}\$ is not being encoded onto the green channel, Equation 1 will be similar to Equation 2.




Figure 23. Input and Output Connections for Stand-Alone Gray Scale or Composite Video

#### **Video Output Buffers**

The ADV7123 is specified to drive transmission line loads, as are most monitors rated. The analog output configurations to drive such loads are described in the Analog Interface section and illustrated in Figure 23. However, in some applications it may be required to drive long "transmission line" cable lengths. Cable lengths greater than 10 meters can attenuate and distort high frequency analog output pulses. The inclusion of output buffers will compensate for some cable distortion. Buffers with large full power bandwidths and gains between two and four will be required. These buffers will also need to be able to supply sufficient current over the complete output voltage swing. Analog Devices produces a range of suitable op amps for such applications. These include the AD84x series of monolithic op amps. In very high frequency applications (80 MHz), the AD9617 is recommended. More information on line driver buffering circuits is given in the relevant op amp data sheets.

Use of buffer amplifiers also allows implementation of other video standards besides RS-343A and RS-170. Altering the gain components of the buffer circuit will result in any desired video level.




Figure 24. AD848 As an Output Buffer

#### **PC Board Layout Considerations**

The ADV7123 is optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of the ADV7123, it is imperative that great care be given to the PC board layout. Figure 25 shows a recommended connection diagram for the ADV7123.

The layout should be optimized for lowest noise on the ADV7123 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{AA}$  and GND pins should by minimized to minimize inductive ringing.

#### **Ground Planes**

The ADV7123 and associated analog circuitry, should have a separate ground plane referred to as the analog ground plane. This ground plane should connect to the regular PCB ground plane at a single point through a ferrite bead, as illustrated in Figure 25. This bead should be located as close as possible (within three inches) to the ADV7123.

The analog ground plane should encompass all ADV7123 ground pins, voltage reference circuitry, power supply bypass circuitry, the analog output traces and any output amplifiers.

The regular PCB ground plane area should encompass all the digital signal traces, excluding the ground pins, leading up to the ADV7123.

#### **Power Planes**

The PC board layout should have two distinct power planes, one for analog circuitry and one for digital circuitry. The analog power plane should encompass the ADV7123 ( $V_{AA}$ ) and all associated analog circuitry. This power plane should be connected to the regular PCB power plane ( $V_{CC}$ ) at a single point through a ferrite bead, as illustrated in Figure 25. This bead should be located within three inches of the ADV7123.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7123 power pins, voltage reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

#### Supply Decoupling

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors (see Figure 25).

Optimum performance is achieved by the use of 0.1  $\mu F$  ceramic capacitors. Each of the two groups of  $V_{AA}$  should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

It is important to note that while the ADV7123 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

#### **Digital Signal Interconnect**

The digital signal lines to the ADV7123 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.

Due to the high clock rates used, long clock lines to the ADV7123 should be avoided to minimize noise pickup.

Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{CC}$ ) and not the analog power plane.

#### **Analog Signal Interconnect**

The ADV7123 should be located as close as possible to the output connectors thus minimizing noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane and not the analog power plane, thereby maximizing the high frequency power supply rejection. For optimum performance, the analog outputs should each have a source termination resistance to ground of 75  $\Omega$  (doubly terminated 75  $\Omega$  configuration). This termination resistance should be as close as possible to the ADV7123 to minimize reflections.

Additional information on PCB design is available in an application note entitled "Design and Layout of a Video Graphics System for Reduced EMI." This application note is available from Analog Devices, publication no. E1309–15–10/89.




Figure 25. Typical Connection Diagram

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

## 48-Lead LQFP (ST-48)

