



**AFE2126**

For most current data sheet and other product information, visit [www.burr-brown.com](http://www.burr-brown.com)

## Dual HDSL/SDSL ANALOG FRONT END


### FEATURES

- SERIAL DIGITAL INTERFACE
- 48-LEAD SSOP PACKAGE
- E1, T1 AND SDSL OPERATION
- 64kbps TO 1168kbps OPERATION
- SCALEABLE DATA RATE
- 280mW POWER DISSIPATION PER CHANNEL
- TWO COMPLETE HDSL ANALOG INTER-FACES
- +5V POWER (5V or 3.3V Digital)
- WIDE Rx GAIN RANGE: 0dB TO 18dB

### DESCRIPTION

Burr-Brown's dual Analog Front End chip greatly reduces the size and cost of a DSL (Digital Subscriber Line) system by providing all of the active analog circuitry needed to connect two digital signal processors to external compromise hybrids and line transformers. The AFE2126 is optimized for HDSL (High bit rate DSL) and for SDSL (symmetrical DSL) applications. The AFE2126 is particularly suitable for multiple rate DSL systems because the transmit and receive filter responses automatically change with clock frequency. The device operates over a wide range of data rates from 64kbps to 1168kbps.


Functionally, each half of this unit consists of a transmit and a receive section. The transmit section generates analog signals from 2-bit digital symbol data, and filters the analog signals to create 2B1Q symbols. The on-board differential line driver provides a 13.5dBm signal to the telephone line. The receive section filters and digitizes the symbol data received on the telephone line. This IC operates on a single 5V supply. The digital circuitry in the unit can be connected to a supply from 3.3V to 5V. It is housed in a 48-lead SSOP package.







## PIN CONFIGURATION




## PIN DESCRIPTIONS

PIN #	TYPE	NAME	DESCRIPTION
<b>CHANNEL A</b>			
1	Output	Data OutA	Output Data Word
2	Input	rx48xCLKA	Receive Clock at 48x Baud Clock (23.032MHz for E1)
3	Input	rxbaudCLKA	Receive Baud Clock (584kHz for E1)
4	Input	Data InA	Input Data Word
5	Input	tx48xCLKA	Transmit Clock (584kHz for E1)
6	Input	txbaudCLKA	Transmit Baud Clock at 48x Baud Clock (584kHz for E1)
7	Power	DV <sub>DD</sub>	Digital Supply (+3.3V to +5V)
8	Ground	DGND	Digital Ground
9	Ground	AGND	Analog Ground
10	Output	txLINE+A	Transmit Line Driver Output, Positive
11	Power	AV <sub>DD</sub>	Analog Supply (+5V)
12	Output	txLINE-A	Transmit Line Driver Output, Negative
13	Ground	AGND	Analog Ground
14	Power	AV <sub>DD</sub>	Analog Supply (+5V)
15	Output	REF <sub>N</sub> A	Negative Reference Output
16	Output	V <sub>CM</sub> A	Common-Mode Voltage (buffered)
17	Output	REF <sub>P</sub> A	Positive Reference Output
18	Ground	AGND	Analog Ground
19	Ground	AGND	Analog Ground
20	Input	rxLINE+A	Positive Line Input
21	Input	rxLINE-A	Negative Line Input
22	Input	rxHYB+A	Positive Input from Hybrid Network
23	Input	rxHYB-A	Negative Input from Hybrid Network
24	Power	AV <sub>DD</sub>	Analog Supply (+5V)
25	Power	AV <sub>DD</sub>	Analog Supply (+5V)
<b>CHANNEL B</b>			
26	Input	rxHYB-B	Negative Input from Hybrid Network
27	Input	rxHYB+B	Positive Input from Hybrid Network
28	Input	rxLINE-B	Negative Line Input
29	Input	rxLINE+B	Positive Line Input
30	Ground	AGND	Analog Ground
31	Ground	AGND	Analog Ground
32	Output	REF <sub>P</sub> B	Positive Reference Output
33	Output	V <sub>CM</sub> B	Common-Mode Voltage (buffered)
34	Output	REF <sub>N</sub> B	Negative Reference Output
35	Power	AV <sub>DD</sub>	Analog Supply (+5V)
36	Ground	AGND	Analog Ground
37	Output	txLINE-B	Transmit Line Driver Output, Negative
38	Power	AV <sub>DD</sub>	Analog Supply (+5V)
39	Output	txLINE+B	Transmit Line Driver Output, Positive
40	Ground	AGND	Analog Ground
41	Ground	DGND	Digital Ground
42	Power	DV <sub>DD</sub>	Digital Supply (+3.3V to +5V)
43	Input	txbaudCLKB	Transmit Baud Clock (584kHz for E1)
44	Input	tx48xCLKB	Transmit Clock at 48x Baud Clock (28.032MHz for E1)
45	Input	Data InB	Input Data Word
46	Input	rxbaudCLKB	Receive Baud Clock (584kHz for E1)
47	Input	rx48xCLKB	Receive Clock at 48x Baud Clock (28.032MHz for E1)
48	Output	Data OutB	Output Data Word


# TYPICAL PERFORMANCE CURVES

## At Output of HDSL Pulse Transformer

The curves shown below are measured at the line output of the HDSL transformer. Typical at 25°C, AV<sub>DD+</sub> = +5V, DV<sub>DD+</sub> = +3.3V, txBaudCLK = 392kHz (T1), unless otherwise specified.



CURVE 1. Upper Bound of Power Spectral Density Measured at Output of HDSL Transformer.



CURVE 2. Input Impedance of rxLINE and rxHYB.

# THEORY OF OPERATION

The AFE2126 has two HDSL Analog Front End (AFE) circuits on chip (channel A and channel B). Each AFE consists of a transmit and a receive channel which interfaces to a HDSL DSP through a six-wire serial interface—three wires for the transmit channel and three wires for the receive channel. It interfaces to the HDSL telephone line transformer and external compromise hybrid through transmit and receive analog connections.

The transmit channel consists of a switched-capacitor pulse forming network followed by a differential line driver. The pulse-forming network receives 2-bit digital symbol data and generates a filtered 2B1Q analog output waveform. The differential line driver uses a composite output stage combining class B operation (for high efficiency driving large signals) with class AB operation (to minimize crossover distortion).

The receive channel is designed around a fourth-order delta-sigma analog-to-digital converter. It includes a difference amplifier designed to be used with an external compromise hybrid for first-order analog echo cancellation. A programmable gain amplifier with gains of 0dB to +18dB is also included. The delta-sigma modulator, operating at a 24x oversampling ratio, produces a 14-bit output at rates up to

584kHz (1.168Mbps).

The receive channel operates by summing the two differential inputs, one from the line (rxLINE) and the other from the compromise hybrid (rxHYB). The connection of these two inputs, so that the hybrid signal is subtracted from the line signal, is described in the paragraph titled “Echo Cancellation in the AFE.” The equivalent gain for each input in the difference amp is one. The resulting signal then passes to a programmable gain amplifier which can be set for gains of 0dB through +18dB. Following the PGA, the ADC converts the signal to a 14-bit digital word.

The serial interface consists of three wires for transmit and three wires for receive. The three-wire transmit interface is transmit baud rate clock, transmit 48x oversampling clock and Data Out. The three-wire receive interface is receive baud rate clock, receive 48x oversampling clock and Data In. The transmit and receive clocks are supplied to the AFE2126 from the DSP and are completely independent.

## DIGITAL DATA INTERFACE

Data is received by the AFE2126 from the DSP on the Data In line. Data is transmitted from the AFE2126 to the DSP on the Data Out line. The following paragraphs describe the timing of these signals and data structure.




FIGURE 1. DSP Interface.




FIGURE 2. Transmit Timing Diagram.

Data is transmitted and received in synchronization with the 48x transmit and receive clocks (tx48xCLK and rx48xCLK). There are 48-bit times in each baud period. Data In is received in the first 16 bits of each baud period. The remaining 32-bit periods are not used for Data In. Data Out is transmitted during the first 16 bits of the baud period. A second interpolated value is transmitted in subsequent bits of the baud period.

**txbaudCLK:** The transmit data baud rate generated by the DSP. It is 392kHz for T1 or 584kHz for E1. It may vary from 32kHz (64kbps) to 584kHz (1.168Mbps).

**tx48xCLK:** The transmit pulse former oversampling sampling clock generated by the DSP. It is 48x the transmit symbol rate or 28.032MHz for 584kHz symbol rate. This clock should run continuously.

**Data In:** This is a 16-bit output data word sent from the DSP to the AFE. The sixteen bits include tx symbol information

and other control bits, as described below. The data should be clocked out of the DSP on the falling edge and should be valid on the rising edge of the tx48xCLK. The AFE2126 reads Data In on the rising edge of the tx48xCLK. The bits are defined in Table I. Data In is read by the AFE2126 during the first 16 bits periods of each baud period. Only the first 8 bits are used in the AFE2126. The second 8 bits are reserved for use in the future products. The remaining 32 bits periods of the baud period are not used for Data In.

**Data In Bits**

**tx Enable Signal**—This bit controls the tx Symbol definition bits. If this bit is 0, only a 0 symbol is transmitted regardless of the state of the tx Symbol definition bits. If this bit is 1, the tx Symbol definition bits determine the output symbol.

**tx Symbol Definition**—These two bits determine the output 2B1Q symbol transmitted.




FIGURE 3. Data In Word.




FIGURE 4. Receive Timing Diagram.

BIT	DESCRIPTION	BIT STATE	OUTPUT STATE
15 (MSB)	tx Enable Signal	0	AFE Transmits a 0 Symbol
		1	AFE Transmits HDLSL Symbol as defined by bits 14 and 13
14 and 13	tx Symbol Definition	00	-3 Transmit Symbol
		01	-1 Transmit Symbol
		11	+1 Transmit Symbol
		10	+3 Transmit Symbol
12 - 10	rx Gain Settings	000	rx gain in AFE 0dB
		001	rx gain in AFE 3dB
		010	rx gain in AFE 6dB
		011	rx gain in AFE 9dB
		100	rx gain in AFE 12dB
		101	rx gain in AFE 15dB
		110	rx gain in AFE 18dB
		111	rx gain in AFE Reserved
9	Loopback Control	1	Loopback Mode
		0	Normal Operation
8 - 0	SPARE		NA

TABLE I. Data In.

**Rx Gain Settings**—These bits set the gain of the receive channel programmable gain amplifier.

**Loopback Control**—This bit controls the operation of loopback. When enabled (logic 1), the rxLINE+ and rxLINE- inputs are disconnected from the AFE. The rxHYB+ and rxHYB- inputs remain connected. When disabled, the rxLINE+ and rxLINE- inputs are connected.

**rxbaudCLK:** This is the receive data baud rate (symbol clock) generated by the DSP. It is 392kHz for T1 or 584kHz for E1. It can vary from 32kHz (64kbps) to 584kHz (1.168Mbps).

**rx48xCLK:** This is the A/D converter oversampling clock generated by the DSP. It is 48x the receive symbol rate or 28.032MHz for 584kHz symbol rate. This clock should run continuously.

**Data Out:** This is the 14-bit A/D converter output data (+2 spare bits) sent from the AFE to the DSP. The 14 bits from the A/D Converter will be the upper bits of the 16-bit word (bits 15-2). The spare bits (1 and 0) will be always be low. Eight additional (interdata) bits follow and are always high. The data is clocked out on the falling edge of rx48xCLK. The bandwidth of the A/D converter decimation filter is equal to one-half of the symbol rate. The nominal output rate of the A/D converter is one conversion per symbol period. For more flexible post processing, there is a second true A/D conversion available in each symbol period. In Figure 4, the first conversion is shown as Data 1 and the second conversion is shown as Data 1a. It is suggested that rxbaudCLK is used with the rx48xCLK to read Data 1 while Data 1a is ignored. However, either or both outputs may be used for more flexible post-processing.

**DATA OUT PER SYMBOL PERIOD**

DATA	BITS
Data 1	16
Interdata Bits	8
Data 1a	16
Interdata bits	8
Total Bits/Symbol Period	48




FIGURE 5. Data Out Word.

**ANALOG-TO-DIGITAL CONVERTER DATA**

The A/D converter data from the receive channel is coded in Binary Two's Complement.

ANALOG INPUT	A/D CONVERTER DATA	
	MSB	LSB
Positive Full Scale	01111111111111	
Mid Scale	00000000000000	
Negative Full Scale	10000000000000	

TABLE II. rx Data Format.

**ECHO CANCELLATION IN THE AFE**

The rxHYB input is subtracted from the rxLINE input for first order echo cancellation. For correct operation, be certain that the rxLINE input is connected to the same polarity signal at the transformer (+ to + and - to -) while the rxHYB input is connected to opposite polarity through the compromise hybrid (- to + and + to -) as shown in Figure 6.

**SCALEABLE TIMING**

The AFE2126 scales operation with the clock frequency. All internal filters and the pulse former change frequency with the clock speed so that the unit can be used at different frequencies just by changing the clock speed.

For the receive channel, the digital filtering of the delta-sigma converter scales directly with the clock speed. The bandwidth of the converter's decimation filter is always one-half of the symbol rate. The only receive channel issue in changing baud rate is the passive single pole anti-alias filter (see the "rxHYB and rxLINE Input Anti-Aliasing Filters" section). For systems implementing a broad range of speeds, selectable cutoff frequencies for the passive anti-alias filter should be used.






FIGURE 6. Basic Connection Diagram for Each Channel of the AFE2126.

For the transmit channel, the pulse shape and the power spectral density scale directly with the clock rate. The power spectral density shown in Curve 1 is measured at the output of the transformer. The transformer and the RC circuit on the output provide some smoothing for the output transmission. At lower bit rates, the amount of smoothing will be less.

### rxHYB AND rxLINE INPUT ANTI-ALIASING FILTERS

An external input antialiasing filter is needed on the hybrid and line inputs as shown in Figure 6. The  $-3\text{dB}$  frequency of the input anti-aliasing filter for the rxLINE and rxHYB

differential inputs should be approximately  $1\text{MHz}$  for T1 and E1 symbol rates. Suggested values for the filter are  $750\Omega$  for each of the two input resistors and  $100\text{pF}$  for the capacitor. Together, the two  $750\Omega$  resistors and the  $100\text{pF}$  capacitor result in a  $3\text{dB}$  frequency of just over  $1\text{MHz}$ . The  $750\Omega$  input resistors will result in minimal voltage divider loss with the input impedance of the AFE2126.

The anti-aliasing filters will give best performance with  $3\text{dB}$  frequency approximately equal to the bit rate. For example, a  $3\text{dB}$  frequency of  $320\text{kHz}$  may be used for a single line bit rate of  $320\text{k}$  bits per second.

# DISCUSSION OF SPECIFICATIONS

## UNCANCELED ECHO

A key measure of transceiver performance is uncanceled echo. Uncanceled echo is the summation of all of the errors in the transmit and receive paths of the AFE2126. It includes effects of linearity, distortion, and noise. Uncanceled echo is tested in production by Burr-Brown with a circuit that is similar to the one shown in Figure 7.

The measurement of uncanceled echo is made as follows: The AFE is connected to an output circuit including a typical 1:2 line transformer. The line is simulated by a 135Ω resistor. Symbol sequences are generated by the tester and applied both to the AFE and to the input of an adaptive filter. The output of the adaptive filter is subtracted from the AFE output to form the uncanceled echo signal. Once the filter taps have converged, the rms value of the uncanceled echo is calculated. Since there is no far-end signal source or additive line noise, the uncanceled echo contains only noise and linearity errors generated in the transmit and receive sections of the AFE2126.

The data sheet value for uncanceled echo is the ratio of the rms uncanceled echo (referred to the receiver input through the receiver gain) to the nominal transmitted signal (13.5dBm into 135Ω, or 1.74Vrms). This echo value is measured under a variety of conditions: with loopback enabled (line input disconnected); with loopback disabled under all receiver gain ranges; and with the line shorted (S<sub>1</sub> closed in Figure 7).

## POWER DISSIPATION

Approximately 80% of the power dissipation in the AFE2126 is in the analog circuitry, and this component does not

change with clock frequency. However, the power dissipation in the digital circuitry does decrease with lower clock frequency. In addition, the power dissipation in the digital section is decreased when operating from a smaller supply voltage, such as 3.3V. (The analog supply, AV<sub>DD</sub>, must remain in the range 4.75V to 5.25V).

The power dissipation listed in the Specifications Table applies under these normal operating conditions: 5V analog power supply, 3.3V digital power supply, standard 13.5dBm delivered to the line, and a pseudo-random equiprobable sequence of HDSL output pulses. The power dissipation specifications includes all power dissipated in the AFE2126. However, it does not include power dissipated in the external load. The external power is 16.5dBm, 13.5dBm to the line, and 13.5dBm to the impedance matching resistors. The external load power of 16.5dBm is 45mW. The typical power dissipation for each half of the AFE2126 under various conditions is shown in Table III.

The T1 and E1 power measurements in the Specifications are made with the output circuit shown in Figure 7. This circuit uses a 1:2 transformer. The power measurements shown in Table III use an equivalent resistive load instead of the transformer to eliminate frequency dependent impedances of the transformer.

BIT RATE (symbols/sec)	DV <sub>DD</sub> (V)	TYPICAL POWER DISSIPATION IN THE AFE2126 (per channel) (mW)
584 (E1)	+3.3	275
584 (E1)	+5	325
392 (T1)	+3.3	265
392 (T1)	+5	295
146 (E1/4)	+3.3	255
146 (E1/4)	+5	270

TABLE III. Typical Power Dissipation (per channel).




FIGURE 7. Uncanceled Echo Test Diagram.

## LAYOUT

The analog front end of an HDSL system has two conflicting requirements. It must accept and deliver moderately high rate digital signals and it must generate, drive, and convert precision analog signals. To achieve optimal system performance with the AFE2126, both the digital and the analog sections must be treated carefully in board layout design.

The power supply for the digital section of the AFE2126 can range from 3.3V to 5V. This supply should be decoupled to digital ground with ceramic 0.1 $\mu$ F capacitors placed as close to DGND and DV<sub>DD</sub> as possible. One capacitor should be placed between pins 7 and 8, and the second capacitor, between pins 41 and 42. Ideally, both a digital power supply plane and a digital ground plane should run up to, and underneath the digital pins of the AFE2126 (pins 1 through 6, and pins 43 through 48). However, DV<sub>DD</sub> may be supplied by a wide printed circuit board (PCB) trace. A digital ground plane underneath all digital pins is strongly recommended.

The remaining portion of the AFE2126 should be considered analog. All AGND pins should be connected directly to a common analog ground plane and all AV<sub>DD</sub> pins should be connected to an analog 5V power plane. Both of these planes should have a low impedance path to the power supply. The analog power supply pins should be decoupled to analog ground with ceramic 0.1 $\mu$ F capacitors placed as close to the AFE2126 as possible. One 10 $\mu$ F tantalum capacitor should also be used with each AFE2126 between the analog supply and analog ground.

Ideally, all ground planes and traces, and all power planes and traces should return to the power supply connector before being connected together (if necessary). Each ground and power pair should be routed over each other, should not overlap any portion of another pair, and the pairs should be separated by a distance of at least 0.25 inch (6mm). One exception is that the digital and analog ground planes should be connected together underneath the AFE2126 by a small trace.