## LAMBDA ADVANCED ANALOG INC．$\triangle$

# AHF2800 Series Hybrid－High Reliability DC／DC Converters 

## DESCRIPTION

The AHF Series of DC／DC converters feature single or dual outputs over the full military temperature range．No derating in output power is required，making them suitable for use in rugged military applications．The low profile，small outline package is ideally suited to the tight board space requirements of many industrial and aerospace applications．Designed for nominal 28VDC inputs， this family of converters will meet the requirements of MIL－STD－704D．The basic circuit utilizes a pulse width modulated，feed－forward topology at a nominal switching frequency of 550 KHz ．Input to output isolation is achieved through the use of transformers in the forward and feedback circuits．

The proprietary magnetic feedback circuit provides for an extremely wide bandwidth control loop with a high phase margin．The closed loop frequency response of this converter family extends to approximately 50 kHz ，resulting in superior line and load transient characteristics．This feedback method is also inherently temperature and radiation insensitive．This gives the AHF Series an important advantage over converters that incorporate opto－couplers in their design．

These converters are manufactured in a facility certified to MIL－PRF－38534．All processes used to manufacture these converters have been qualified to enable Lambda Advanced Analog to deliver compliant devices．Four screening grades are available to satisfy a wide range of requirements． The CH grade converters are fully compliant to MIL－PRF－38534 class H．The HB grade converters are processed to full MIL－PRF－38534 screening but do not have class H element evaluation as required by MIL－PRF－38534．Two grades are fully tested and operate over the full military temperature range without derating of output power．Industrial and commercial grades are also available．Variations in electrical， mechanical and screening can be accommodated．
 Externive computer simulation using complex medeling＿enables rapid design modification to be provided $_{n}$ Contact Lambda Advanced Analog with specific requirements．

## FEATURES

■ 16－40 VDC input range （28 VDC nominal）
■ Single and dual outputs
■ 12 watts output power
■ $22.8 \mathrm{~W} / \mathrm{in}^{3}$ power density
－Low input／output noise （ $50 \mathrm{~mA} / 60 \mathrm{mV}$ p－p max．respectively）
■ Indefinite short circuit and overload protection
■ Wideband control loop for superior transient characteristics
$\square$ No derating for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
■ Constant switching frequency （ 550 kHz nominal）

## ABSOLUTE MAXIMUM RATINGS

Input Voltage
Soldering Temperature
Case Temperature
-0.5 V to 50 V
$300^{\circ} \mathrm{C}$ for 10 seconds
Operating- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$

TABLE II. Electrical Performance Characteristics

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {Out }}=0$ | 1 | 01 | 11.88 | 12.12 | V |
|  |  |  | 2,3 |  | 11.76 | 12.24 |  |
| Output current 1/ | $\mathrm{I}_{\text {OUT }}$ | $\mathrm{V}_{\text {IN }}=16,28$, and 40 V dc , | 1,2,3 | 01 |  | 1000 | mA |
| Output ripple voltage $\underline{2} /$ | $\mathrm{V}_{\text {RIP }}$ | $\mathrm{V}_{\text {IN }}=16,28$, and 40 V dc , B.W. $=20 \mathrm{~Hz}$ to 2 MHz | 1,2,3 | 01 |  | 60 | mV p-p |
| Line regulation | $\mathrm{VR}_{\text {LINE }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=16,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\mathrm{OUT}}=0,500, \text { and } 1000 \mathrm{~mA} \end{aligned}$ | 1,2,3 | 01 |  | 50 | mV |
| Load regulation | $\mathrm{VR}_{\text {LOAD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=16,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\mathrm{OUT}}=0,500, \text { and } 1000 \mathrm{~mA} \end{aligned}$ | 1,2,3 | 01 |  | 50 | mV |
| Input current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{I}_{\text {OUT }}=0$, inhibit $(\operatorname{pin} 1)$ tied to input return (pin 7) | 1,2,3 | 01 |  | 12 | mA |
|  |  | $\begin{aligned} & \text { Iout }=0 \\ & \text { inhibit }(\operatorname{pin} 1)=\text { open } \end{aligned}$ |  |  |  | 50 |  |
| Input ripple current $\underline{2 /}^{\text {/ }}$ | $\mathrm{I}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{I}_{\text {Out }}=1000 \mathrm{~mA}, \\ & \text { B.W. }=20 \mathrm{~Hz} \text { to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | 01 |  | 50 | mA p-p |
| Efficiency | $\mathrm{E}_{\mathrm{FF}}$ | $\mathrm{I}_{\text {OuT }}=1000 \mathrm{~mA}$, | 1 | 01 | 78 |  | \% |
|  |  |  | 2,3 |  | 75 |  |  |
| Isolation | ISO | Input to output or any pin to case (except pin 6) at 500 $\mathrm{V} \mathrm{dc}, \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 1 | 01 | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load 3/ 4/ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 4 | 01 |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | Overload 5/ | 1 | 01 |  | 6 | W |
|  |  | Short circuit | 1,2,3 | 01 |  | 2 |  |
| Switching frequency | $\mathrm{F}_{\text {S }}$ | $\mathrm{I}_{\text {OUT }}=1000 \mathrm{~mA}$ | 4,5,6 | 01 | 500 | 600 | kHz |

TABLE II. Electrical Performance Characteristics - Continued

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A <br> Subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output response to step transient load changes $\underline{6}$ / | $\mathrm{VO}_{\text {tload }}$ | 500 mA to/from 1000 mA | 4 | 01 | -300 | +300 | mV pk |
|  |  |  | 5,6 |  | -450 | +450 |  |
|  |  | 0 mA to/from 500 mA | 4 |  | -500 | +500 |  |
|  |  |  | 5,6 |  | -750 | +750 |  |
| Recovery time, step transient load changes 6/7/ | $\mathrm{TT}_{\text {LOAD }}$ | 500 mA to/from 1000 mA | 4,5,6 | 01 |  | 100 | $\mu \mathrm{s}$ |
|  |  | 0 mA to 500 mA | 4,5,6 | 01 |  | 1500 |  |
|  |  | 500 mA to 0 mA | 4,5,6 |  |  | 10 | ms |
| Output response to transient step line changes | $\mathrm{VO}_{\text {TLINE }}$ | Input step 16 V to/from <br> $40 \mathrm{~V} \mathrm{dc}, \mathrm{I}_{\text {Out }}=1000 \mathrm{~mA} \underline{4} / \underline{8} /$ | 4,5,6 | 01 |  | 1500 | mV pk |
| Recovery time transient step line changes | $\mathrm{TT}_{\text {LINE }}$ | Input step 16 V to/from 40 V dc $\mathrm{I}_{\text {out }}=1000 \mathrm{~mA} \underline{4 / 7 /} \underline{8 /}$ | 4,5,6 | 01 |  | 800 | $\mu \mathrm{s}$ |
| Turn on overshoot | $\mathrm{VTon}_{\text {OS }}$ | $\mathrm{I}_{\text {Out }}=0$ and 1000 mA | 4,5,6 | 01 |  | 600 | mV pk |
| Turn on delay | $\mathrm{Ton}_{\mathrm{D}}$ | $\mathrm{I}_{\text {Out }}=0$ and $1000 \mathrm{~mA} \quad \underline{9}$ | 4,5,6 | 01 |  | 20 | ms |
| Load fault recovery 4/ 9/ | $\mathrm{Tr}_{\text {LF }}$ |  | 4,5,6 | 01 |  | 20 | ms |
| Weight |  |  |  |  |  | 35 | grams |

## Notes:

1/ Parameter guaranteed by line and load regulation tests.
2/ Bandwidth guaranteed by design. Tested for 20 kHz to 2 MHz .
3/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn-on.
4/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified in Table II.
5/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
6/ Load step transition time between 2 and 10 microseconds.
ㄱ/ Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {OUT }}$ has returned to within $\pm 1$ percent of $\mathrm{V}_{\text {Out }}$ at 50 percent load.
8/ Input step transition time between 2 and 10 microseconds.
$\underline{\underline{9}}$ / Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 1) while power is applied to the input is unlimited.

## ABSOLUTE MAXIMUM RATINGS

| Input Voltage | -0.5 V to 50 V |
| :--- | :--- |
| Soldering Temperature | $300^{\circ} \mathrm{C}$ for 10 seconds |
| Case Temperature | Operating- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | Storage $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |

TABLE III. Electrical Performance Characteristics

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {OUT }}=0$ | 1 | All | 14.85 | 15.15 | V |
|  |  |  | 2,3 |  | 14.70 | 15.30 |  |
| Output current 1/ | Iout | $\mathrm{V}_{\text {IN }}=18,28$, and 40 V dc , | 1,2,3 | All |  | 2000 | mA |
| Output ripple voltage $\underline{2} /$ | $\mathrm{V}_{\text {RIP }}$ | $\mathrm{V}_{\mathrm{IN}}=18,28$, and 40 V dc , <br> B.W. $=20 \mathrm{~Hz}$ to 2 MHz | 1,2,3 | All |  | 50 | mV p-p |
| Line regulation | $\mathrm{VR}_{\text {LINE }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=18,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\mathrm{OUT}}=0,1000, \text { and } 2000 \mathrm{~mA} \end{aligned}$ | 1 | All |  | $\pm 35$ | mV |
|  |  |  | 2,3 |  |  | $\pm 75$ |  |
| Load regulation | $\mathrm{VR}_{\text {LOAD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=18,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\mathrm{OUT}}=0,1000 \text {, and } 2000 \mathrm{~mA} \end{aligned}$ | 1,2,3 | All |  | $\pm 150$ | mV |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ | $\mathrm{I}_{\text {OUT }}=0$, inhibit $(\operatorname{pin} 2)$ tied to input return (pin 10) | 1,2,3 | All |  | 18 | mA |
|  |  | $\mathrm{I}_{\text {OUT }}=0$, inhibit $($ pin 2$)=$ open |  |  |  | 50 |  |
| Input ripple current $\underline{\text { 2/ }}$ | $\mathrm{I}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{I}_{\text {Out }}=2000 \mathrm{~mA}, \\ & \text { B.W. }=20 \mathrm{~Hz} \text { to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | All |  | 20 | mA p-p |
| Efficiency | $\mathrm{E}_{\mathrm{FF}}$ | $\mathrm{I}_{\text {OUT }}=2000 \mathrm{~mA}$, | 1 | All | 80 |  | \% |
|  |  |  | 2,3 |  | 77 |  |  |
| Isolation | ISO | Input to output or any pin to case (except pin 7) at 500 $\mathrm{V} \mathrm{dc}, \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 1 | All | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load 3/ 4/ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 4 | All |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload 5/ | 1 | All |  | 12 | W |
|  |  | Short circuit | 1,2,3 | All |  | 9 |  |
| Switching frequency | $\mathrm{F}_{\text {S }}$ | $\mathrm{I}_{\text {OUT }}=2000 \mathrm{~mA}$ | 4,5,6 | 01, 04 | 250 | 300 | kHz |
|  |  |  |  | 02, 05 | 250 | 270 |  |
|  |  |  |  | 03, 06 | 275 | 300 |  |

See footnotes at end of table.

TABLE III. Electrical Performance Characteristics - Continued

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A Subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output response to step transient load changes 6/ | $\mathrm{VO}_{\mathrm{TLOA}}$ | 1000 mA to/from 2000 mA | 4,5,6 | All | -800 | +800 | mV pk |
|  |  | 0 mA to/from 1000 mA | 4,5,6 |  | -1000 | +750 |  |
| Recovery time, step transient load changes 6/7/ | $\mathrm{TT}_{\text {LOAD }}$ | 1000 mA to/from 2000 mA | 4 | All |  | 100 | $\mu \mathrm{s}$ |
|  |  |  | 5,6 |  |  | 200 |  |
|  |  | 0 mA to/from 1000 mA | 4 | All |  | 5 | ms |
|  |  |  | 5,6 |  |  | 10 |  |
| Output response to transient step line changes | $\mathrm{VO}_{\text {tline }}$ | Input step 18 V to/from $40 \mathrm{~V} \mathrm{dc}, \mathrm{I}_{\text {Out }}=2000 \mathrm{~mA} \underline{4 /} \underline{8} /$ | 4,5,6 | $\begin{aligned} & 04 \\ & 05 \\ & 06 \end{aligned}$ | -1000 | +1000 | mV pk |
| Recovery time transient step line changes | $\mathrm{TT}_{\text {LINE }}$ | Input step 18 V to/from 40 V dc $\mathrm{I}_{\mathrm{out}}=2000 \mathrm{~mA} \underline{4} \underline{7} \underline{/} \underline{8} /$ | 4,5,6 | $\begin{aligned} & 04 \\ & 05 \\ & 06 \end{aligned}$ |  | 500 | $\mu \mathrm{s}$ |
| Turn on overshoot | VTonos | $\mathrm{I}_{\text {OUT }}=0$ and 2000 mA | 4,5,6 | All |  | 750 | mV pk |
| Turn on delay | $\mathrm{Ton}_{\mathrm{D}}$ | $\mathrm{I}_{\text {OUT }}=0$ and $2000 \mathrm{~mA} \quad \underline{9}$ | 4,5,6 | All |  | 12 | ms |
| Load fault recovery 4/ 9/ | $\mathrm{Tr}_{\text {LF }}$ |  | 4,5,6 | All |  | 12 | ms |
| Weight |  |  |  |  |  | 38 | grams |

## Notes:

1/ Parameter guaranteed by line and load regulation tests.
2/ Bandwidth guaranteed by design. Tested for 20 kHz to 2 MHz .
3/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum
limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turnon.
4/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified in Table III.
5/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
6/ Load step transition time between 2 and 10 microseconds.
7/ Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {out }}$ has returned to within $\pm 1$ percent of $\mathrm{V}_{\text {out }}$ at 50 percent load.
8/ Input step transition time between 2 and 10 microseconds.
9/ Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 2) while power is applied to the input.

## SPECIFICATIONS

AHF2812D

## ABSOLUTE MAXIMUM RATINGS

Input Voltage
Soldering Temperature
Case Temperature
-0.5 V to 50 V
$300^{\circ} \mathrm{C}$ for 10 seconds
Operating- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$

TABLE V. Electrical Performance Characteristics.

| Test | Symbol | $\begin{gathered} \text { Conditions } \\ -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IV }}=28 \mathrm{Vdc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {OUT }}=0$ | 1 | 01 | $\pm 11.88$ | $\pm 12.12$ | V |
|  |  |  | 2,3 |  | $\pm 11.76$ | $\pm 12.24$ |  |
| Output current $1 / 2 / 2$ | $\mathrm{I}_{\text {Out }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IV}}=16,28 \text {, and } 40 \mathrm{~V} \mathrm{dc} \text {, } \\ & \text { each output } \end{aligned}$ | 1,2,3 | 01 | 100 | 900 | mA |
| Output ripple voltage $\underline{3} /$ | $\mathrm{V}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=16,28, \text { and } 40 \mathrm{~V} \text { dc, } \\ & \text { B.W. }=20 \mathrm{~Hz} \text { to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | 01 |  | 60 | mV p-p |
| Line regulation 4/ | $\mathrm{VR}_{\text {LINE }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=16,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\text {out }}=0,500, \text { and } 1000 \mathrm{~mA} \end{aligned}$ | 1,2,3 | 01 |  | 30 | mV |
| Load regulation 4/ | $\mathrm{VR}_{\text {LoAD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=16,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\text {out }}=0,500, \text { and } 1000 \mathrm{~mA} \end{aligned}$ | 1,2,3 | 01 |  | 30 | mV |
| Cross regulation 5/ | $\mathrm{VR}_{\text {cros }}$ | 10 percent to 90 percent load change | 1,2,3 | 01 |  | 3.0 | \% |
| Input current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{I}_{\text {Out }}=0$, inhibit (pin 1$)$ tied to input return (pin 7) | 1,2,3 | 01 |  | 12 | mA |
|  |  | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=0, \\ & \text { inhibit }(\operatorname{pin} 1)=\text { open } \end{aligned}$ |  |  |  | 60 |  |
| Input ripple current 3/ 4/ | $\mathrm{I}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{I}_{\text {Out }}=1000 \mathrm{~mA}, \\ & \text { B.W. }=20 \mathrm{~Hz} \text { to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | 01 |  | 50 | mA p-p |
| Efficiency 4/ | $\mathrm{E}_{\text {FF }}$ | $\begin{aligned} & \text { Iout }=1000 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \end{aligned}$ | 1,3 | 01 | 77 |  | \% |
|  |  |  | 2 |  | 74 |  |  |
| Isolation | ISO | Input to output or any pin to case (except pin 6) at $500 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 1 | 01 | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load 6/ 7/ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{T}_{\mathrm{C}}=$ $+25^{\circ} \mathrm{C}$, total for both outputs | 4 | 01 |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \quad \underline{8 /}$ | 1,2,3 | 01 |  | 6 | W |
|  |  | Short circuit, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  |  | 3 |  |

See footnotes at end of table.

TABLE V. Electrical performance characteristics - Continued.

| Test | Symbol |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Notes:

1/ Parameter guaranteed by line load, and cross regulation tests.
2/ Up to 90 percent of full power is available from either output provided the total output does not exceed 12 W .
3/ Bandwidth guaranteed by design. Tested for 20 kHz to 2 MHz .
4/ Load current split equally between $+V_{\text {OUT }}$ and $-V_{\text {OUT }}$.
5/ 1.2 watt load on output under test, 1.2 watt to 10.8 watt load change on other output.
6/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn on.
7/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified inTable V.
8/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
9/ Load step transition time between 2 and 10 microseconds.
10/ Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {out }}$ has returned to within $\pm 1$ percent of $\mathrm{V}_{\text {out }}$ at 50 percent load.
11/ Input step transition time between 2 and 10 microseconds.
12/ Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 1) while power is applied to the input.

## SPECIFICATIONS

AHF2815D
ABSOLUTE MAXIMUM RATINGS

Input Voltage
Soldering Temperature
Case Temperature
-0.5 V to 50 V
$300^{\circ} \mathrm{C}$ for 10 seconds
Operating- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$

TABLE VI. Electrical Performance Characteristics

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {Out }}$ | $\mathrm{I}_{\text {OUT }}=0$ | 1 | 01 | $\pm 14.85$ | $\pm 15.15$ | V |
|  |  |  | 2,3 |  | $\pm 14.70$ | $\pm 15.30$ |  |
| Output current $\underline{1 / 2}$ / | $\mathrm{I}_{\text {OUT }}$ | $\mathrm{V}_{\text {IN }}=16,28$, and 40 V dc , each output | 1,2,3 | 01 | 80 | 720 | mA |
| Output ripple 3/ voltage | $\mathrm{V}_{\text {RIP }}$ | $\mathrm{V}_{\text {IN }}=16,28$, and 40 V dc , <br> B.W. $=20 \mathrm{~Hz}$ to 2 MHz | 1,2,3 | 01 |  | 60 | mV p-p |
| Line regulation 4/ | $\mathrm{VR}_{\text {LINE }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=16,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\mathrm{OUT}}=0,400 \text {, and } 800 \mathrm{~mA} \end{aligned}$ | 1,2,3 | 01 |  | 35 | mV |
| Load regulation 4/ | $\mathrm{VR}_{\text {LOAD }}$ | $\begin{aligned} & \mathrm{V}_{\text {IV }}=16,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\text {OUT }}=0,400 \text {, and } 800 \mathrm{~mA} \end{aligned}$ | 1,2,3 | 01 |  | 35 | mV |
| Cross regulation 5/ | $\mathrm{VR}_{\text {CROS }}$ | 10 percent to 90 percent load change each output | 1,2,3 | 01 |  | 3.0 | \% |
| Input current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{I}_{\text {OUT }}=0$, inhibit $(\operatorname{pin} 1)$ tied to input return (pin 7) | 1,2,3 | 01 |  | 12 | mA |
|  |  | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=0, \\ & \text { inhibit }(\operatorname{pin} 1)=\text { open } \end{aligned}$ |  |  |  | 55 |  |
| Input ripple current 3/ 4/ | $\mathrm{I}_{\text {RIP }}$ | $\mathrm{I}_{\text {OUT }}=800 \mathrm{~mA}$, B.W. $=20 \mathrm{~Hz}$ to 2 MHz | 1,2,3 | 01 |  | 50 | mA p-p |
| Efficiency 4/ | $\mathrm{E}_{\mathrm{FF}}$ | $\mathrm{I}_{\text {OUT }}=800 \mathrm{~mA}$ | 1,3 | 01 | 78 |  | \% |
|  |  |  | 2 |  | 75 |  |  |
| Isolation | ISO | Input to output or any pin to case (except pin 6) at $500 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 1 | 01 | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load 6/ ㄱ/ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$, total for both outputs | 4 | 01 |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload $\underline{8 /}$ | 1,2,3 | 01 |  | 6 | W |
|  |  | Short circuit |  |  |  | 2.5 |  |
| Switching frequency 4/ | $\mathrm{F}_{\mathrm{S}}$ | $\mathrm{I}_{\text {OUT }}=800 \mathrm{~mA}$ | 4,5,6 | 01 | 500 | 600 | kHz |
| Output response to step transient load changes 4/ 9/ | $\mathrm{VO}_{\text {TLOAD }}$ | 400 mA to/from 800 mA | 4,5,6 | 01 | -200 | +200 | mV pk |
|  |  | 0 mA to/from 400 mA | 4,5,6 | 01 | -800 | +800 |  |

See footnotes at end of table.

TABLE VI. Electrical Performance Characteristics - Continued.

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A <br> Subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Recovery time, step transient load changes $4 /$ 9/ 10 / | $\mathrm{TT}_{\text {LOAD }}$ | 400 mA to/from 800 mA | 4,5,6 | 01 |  | 70 | $\mu \mathrm{s}$ |
|  |  | 0 mA to/from 400 mA | 4,5,6 | 01 |  | 500 |  |
| Output response transient step line changes 4/ 7/ 11/ | $\mathrm{VO}_{\text {TLINE }}$ | Input step from/to 16 to 40 V dc , $\mathrm{I}_{\text {out }}=800 \mathrm{~mA}$ | 4,5,6 | 01 | -750 | +750 | mV pk |
| Recovery time transient step line changes 4/ 7/ 10/ 11/ | $\mathrm{TT}_{\text {LINE }}$ | Input step from/to 16 to $40 \mathrm{~V} \mathrm{dc}, \mathrm{I}_{\text {Out }}=800 \mathrm{~mA}$ | 4,5,6 | 01 |  | 1200 | $\mu \mathrm{s}$ |
| Turn on overshoot $4 /$ | $\mathrm{VTon}_{\text {Os }}$ | $\mathrm{I}_{\text {Out }}=0$ and 800 mA | 4,5,6 | 01 |  | 750 | mV pk |
| Turn on delay 4/ 12/ | $\mathrm{Ton}_{\mathrm{D}}$ | $\mathrm{I}_{\text {OUT }}=0$ and 800 mA | 4,5,6 | 01 |  | 25 | ms |
| Load fault recovery 7/ | $\mathrm{Tr}_{\text {LF }}$ |  | 4,5,6 | 01 |  | 25 | ms |
| Weight |  |  |  |  |  | 38 | grams |

## Notes:

1/ Parameter guaranteed by line load, and cross regulation tests.
2/ Up to 90 percent of full power is available from either output provided the total output does not exceed 12 W .
3/ Bandwidth guaranteed by design. Tested for 20 kHz to 2 MHz .
4/ Load current split equally between $+\mathrm{V}_{\text {OUT }}$ and $-\mathrm{V}_{\text {OUT }}$.
5/ 1.2 watt load on output under test, 1.2 watt to 10.8 watt load change on other output.
6/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn-on.
7/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified in Table VI.
8/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
9/ Load step transition time between 2 and 10 microseconds.
10/ Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {out }}$ has returned to within $\pm 1$ percent of $\mathrm{V}_{\text {out }}$ at 50 percent load.
11/ Input step transition time between 2 and 10 microseconds.
12/ Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 1) while power is applied to the input.

## BLOCK DIAGRAM (Single Output)



## APPLICATION INFORMATION

## Inhibit Function

Connecting the inhibit input (Pin 1) to input common (Pin 7) will cause the converter to shut down. It is recommended that the inhibit pin be driven by an open collector device capable of sinking at least $400 \mu \mathrm{~A}$ of current. The open
circuit voltage of the inhibit input is $15 . \pm 1 \mathrm{VDC}$.

## Thermal Management

Assuming that there is no forced air flow, the package termperature rise above ambient ( $\Delta \mathrm{T}$ ) may be calculated using the following expression:

$$
\Delta \mathrm{T} \approx 80 \mathrm{~A}^{-0.7} \mathrm{p}^{0.85}\left({ }^{\circ} \mathrm{C}\right)
$$

where $A=$ the effective surface area in square inches (including heat sink if used;) $\mathrm{P}=$ power dissipation in watts.

The total surface area of the AHF package is 4.9 square inches. If a worse case full load efficiency of $78 \%$ is assumed, then the case temperature rise can be calculated as follows:

$$
\begin{array}{r}
\mathrm{P}=\mathrm{P}_{\text {OUT }}\left[\frac{1}{\mathrm{E}_{\mathrm{FF}}}-1\right]=12\left[\frac{1}{.78}-1\right]=3.4 \mathrm{~W} \\
\Delta \mathrm{~T}=80(4.9)^{-0.7}(3.4)^{0.85}=74^{\circ} \mathrm{C}
\end{array}
$$

Hence, if $\mathrm{T}_{\text {Ambient }}=+25^{\circ} \mathrm{C}$, the DC/DC converter case temperature will be approximately $100^{\circ} \mathrm{C}$ if no heat sink or air flow is provided.

To calculate the heat sink area required to maintain a specific case temperature rise, the above equation may be manipulated as follows:

As an example, if a maximum case temperature rise of $50^{\circ} \mathrm{C}$ above ambient is desired, then the required effective heat sink area is:

$$
A_{\text {HEAT SINK }}=\left[\frac{50]}{80(3.4)^{0.85}}-1.43-4.9=3.75 \mathrm{in.}^{2}\right.
$$

## STANDARDIZED MILITARY DRAWING CROSS REFERENCE

| Model | Drawing Number |
| :---: | :---: |
| AHF2805S/CH | SMD\#5962-91600 |
| AHF2812S/CH | SMD\#5962-94568 |
| AHF2815S/CH | SMD\#5962-94563 |
| AHF2812D/CH | SMD\#5962-92111 |
| AHF2815D/CH | SMD\#5962-92351 |

## PART NUMBER



## MECHANICAL OUTLINE



Tolerances: . $x x= \pm 0.010, . x x x= \pm 0.005$


## PIN DESIGNATION

AHF2805S
AHF2812S
AHF2815S
Pin 1 Inhibit input
Pin 8 Positive input
Pin2 N/C
Pin 3 Output common
Pin4 Positive output
Pin5 N/C
Pin7 Input common
Pin 6 Caæground
AHF2805D
AHF2812D
AHF2815D
Pin 1 Inhibit input
Pin2 Positive output
Pin3 Outpu common
Pin4 Negative output
Pin5 N/C
Pin 8 Positive input
Pin 7 Input common
Pin6 Case Ground

## NOTES

## NOTES

