



**ALPHA & OMEGA**  
SEMICONDUCTOR, INC.

August 2002

**AO8802**



**Common-Drain Dual N-Channel Enhancement Mode Field Effect Transistor**

**General Description**

The AO8802 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 1.8V while retaining a 12V  $V_{GS(MAX)}$  rating. This device is suitable for use as a uni-directional or bi-directional load switch, facilitated by its common-drain configuration.

**Features**

- $V_{DS}$  (V) = 20V
- $I_D$  = 8A
- $R_{DS(ON)} < 13m\Omega$  ( $V_{GS} = 10V$ )
- $R_{DS(ON)} < 14m\Omega$  ( $V_{GS} = 4.5V$ )
- $R_{DS(ON)} < 19m\Omega$  ( $V_{GS} = 2.5V$ )
- $R_{DS(ON)} < 27m\Omega$  ( $V_{GS} = 1.8V$ )



**Absolute Maximum Ratings  $T_A=25^\circ C$  unless otherwise noted**

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current <sup>A</sup>	$I_D$	$T_A=25^\circ C$	8
		$T_A=70^\circ C$	6.3
Pulsed Drain Current <sup>B</sup>	$I_{DM}$	30	A
Power Dissipation <sup>A</sup>	$P_D$	$T_A=25^\circ C$	1.5
		$T_A=70^\circ C$	1.08
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ C$

**Thermal Characteristics**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	64	83	$^\circ C/W$
Maximum Junction-to-Ambient <sup>A</sup>		Steady-State	89	120
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	53	70	$^\circ C/W$



Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			10	μA
					25	
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	0.5	0.75	1	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =5V	30			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =8A T <sub>J</sub> =125°C		10	13	mΩ
				13.3	16	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A		11.5	14	mΩ
			V <sub>GS</sub> =2.5V, I <sub>D</sub> =4A		15.4	19
	V <sub>GS</sub> =1.8V, I <sub>D</sub> =3A		22.2	27	mΩ	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =8A		36		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.73	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				2.4	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>ISS</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, f=1MHz		1810		pF
C <sub>OSS</sub>	Output Capacitance			232		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			200		pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		1.6		Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =10V, I <sub>D</sub> =8A		19.8		nC
Q <sub>gs</sub>	Gate Source Charge			1.8		nC
Q <sub>gd</sub>	Gate Drain Charge			5		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V, R <sub>L</sub> =1.3Ω, R <sub>GEN</sub> =3Ω		3.3		ns
t <sub>r</sub>	Turn-On Rise Time			5.9		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			44		ns
t <sub>f</sub>	Turn-Off Fall Time			7.7		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =8A, dI/dt=100A/μs		22		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =8A, dI/dt=100A/μs		9.8		nC

A: The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The value in any a given application depends on the user's specific board design. The current rating is based on the t<sub>s</sub> ≤ 10s thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.

C. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.

D. The static characteristics in Figures 1 to 6,12,14 are obtained using 80μs pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)





Figure 11: Normalized Maximum Transient Thermal Impedance



**ALPHA & OMEGA**  
SEMICONDUCTOR, INC.

### TSSOP-8 Package Data



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	—	—	1.20	—	—	0.047
A1	0.05	—	0.15	0.002	—	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19	—	0.30	0.007	—	0.012
c	0.09	—	0.20	0.004	—	0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	6.40 BSC			0.252 BSC		
E1	4.30	4.40	4.50	0.169	0.173	0.177
e	0.65 BSC			0.0259 (REF)		
L	0.45	0.60	0.75	0.018	0.024	0.030
y	—	—	0.10	—	—	0.004
θ	0°	—	8°	0°	—	8°

- NOTE:
- LEAD FINISH: 150 MICRONS (3.8 um) MIN. THICKNESS OF Tin/Lead (SOLDER) PLATED ON LEAD
  - TOLERANCE ±0.10 mm (4 mil) UNLESS OTHERWISE SPECIFIED
  - COPLANARITY : 0.10 mm
  - DIMENSION L IS MEASURED IN GAGE PLANE

#### PACKAGE MARKING DESCRIPTION




- NOTE:
- LOGO - AOS LOGO
  - 8802 - PART NUMBER CODE.
  - F - FAB LOCATION
  - A - ASSEMBLY LOCATION
  - W - WEEK CODE.
  - L N - ASSEMBLY LOT CODE

#### TSSOP-8 PART NO. CODE

PART NO.	CODE	PART NO.	CODE	PART NO.	CODE
AO8802	8802				

#### RECOMMENDED LAND PATTERN




UNIT: mm



**ALPHA & OMEGA**  
SEMICONDUCTOR, INC.

## TSSOP-8 Tape and Reel Data


### TSSOP-8 Carrier Tape



UNIT: MM

PACKAGE	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
SD-8 (12 nm)	6.80 ±0.10	3.40 ±0.10	1.60 ±0.10	1.50 ±0.10	1.30 MIN.	12.00 ±0.30	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.30 ±0.05

### TSSOP-8 Reel



UNIT: MM

TAPE SIZE	REEL SIZE	M	N	W	W1	H	K	S	G	R	V
12 mm	φ330	φ178.00 ±0.50	φ60.00 ±0.50	13.00 +1.50 -0.00	16.00 ±1.00	φ13.50 ±0.50	10.60	2.20 ±0.50	---	---	---

### TSSOP-8 Tape

Leader / Trailer  
& Orientation

