January 2005



ASM1232LP/LPS

rev 1.5

5V μP Power Supply Monitor and Reset Circuit

General Description

The ASM1232LP/LPS is a fully integrated microprocessor supervisor. It can halt and restart a "hung-up" microprocessor. restart a microprocessor after a power failure. It has a watchdog timer and external reset override.

precision temperature-compensated reference comparator circuits monitor the 5V, V_{CC} input voltage status. During power-up or when the V_{CC} power supply falls outside selectable tolerance limits, both RESET and RESET become active. When V_{CC} rises above the threshold voltage, the reset signals remain active for an additional 250ms minimum, allowing the power supply and system microprocessor to stabilize. The trip point tolerance signal, TOL, selects the trip level tolerance to be either 5% or 10%.

Each device has both a push-pull, active HIGH reset output and an open drain active LOW reset output. A debounced manual reset input, PBRST, activates the reset outputs for a minimum period of 250ms.

There is a watchdog timer to stop and restart a microprocessor that is "hung-up". The watchdog timeouts periods are selectable: 150ms, 610ms and 1200ms. If the ST input is not strobed LOW before the time-out period expires, a reset is generated.

Devices are available in 8-pin DIP, 16-pin SO and compact 8pin MicroSO packages.

Key Features

5V supply monitor

odt.dzsc.con

- Selectable watchdog period
- Debounce manual push-button reset input
- Precision temperature-compensated voltage reference and comparator.
- Power-up, power-down and brown out detection
- 250ms minimum reset time
- Active LOW open drain reset output and active HIGH push-pull output


Selectable trip point tolerance: 5% or 10%

- Low-cost surface mount packages: 8-pin/16-pin SO, 8-pin DIP and 8-pin Micro SO packages
- Wide operating temperature -40°C to +85°C (N suffixed devices)


Applications

- Microprocessor Systems
- Computers
- Controllers
- Portable Equipment
- Intelligent Instuments
- Automotive Systems

Typical Operating Circuit



Block Diagram







rev 1.5

Pin Configuration

DIP/SO/MicroSO





Pin Description

Pin # 8-Pin Package	Pin # 16-Pin Package	Pin Name	Function
1	2	PBRST	Debounced manual pushbutton RESET input.
2	4	TD	Watchdog time delay selection. (t_{TD} = 150ms for TD = GND, t_{TD} = 610ms for TD=Open, and t_{TD} = 1200ms for TD = V_{CC}).
3	6	TOL	Selects 5% (TOL connected to GND) or 10% (TOL connected to $V_{\rm CC}$) trip point tolerance.
4	8	GND	Ground.
5	9	RESET	Active HIGH reset output. RESET is active: 1. If V _{CC} falls below the reset voltage trip point. 2. If PBRST is LOW. 3. If ST is not strobed LOW before the timeout period set by TD expires. 4. During power-up.
6	11	RESET	Active LOW reset output. (See RESET).
7	13	ST	Strobe input.
8	15	V _{CC}	5V power.
-	1,3,5,7, 10,12,14,16	NC	No internal connection.



Detailed Description

The ASM1232LP/LPS monitors the microprocessor or microcontroller power supply and generates reset signal, both active HIGH and Active LOW, that halt processor operation whenever the power supply voltage levels are outside a predetermined tolerance.

RESET and RESET outputs

RESET is an active HIGH signal developed by a CMOS push-pull output stage and is the logical opposite to $\overline{\text{RESET}}$.


RESET is an active LOW signal. It is developed with an open drain driver. A pull up resistor of typical value $10k\Omega$ to $50k\Omega$ is required to connect with the output.


Trip Point Tolerance Selection

The TOL input is used to determine the level V_{CC} can vary below 5V without asserting a reset. With TOL conected to V_{CC} , RESET and \overline{RESET} become active whenever V_{CC} falls below 4.5V. RESET and \overline{RESET} become active when the V_{CC} falls below 4.75V if TOL is connected to ground.

After V_{CC} has risen above the trip point set by TOL, RESET and \overline{RESET} remain active for a minimum time period of 250ms. On power-down, once V_{CC} falls below the reset threshold RESET stays LOW and is guaranteed to be 0.4V or less until V_{CC} drops below 1.2V. The active HIGH reset signal is valid down to a V_{CC} level of 1.2V also.

Tolerance Select	Tolerance	TRIP Point Voltage (V)			
Oelect		Min	Nom	Max	
$TOL = V_{CC}$	10%	4.25	4.37	4.49	
TOL = GND	5%	4.5	4.62	4.74	





Application Information

Manual Reset Operation


Push-button switch input, \overline{PBRST} , allows the user to override the internal trip point detection circuits and issue reset signals. The pushbutton input is debounced and is pulled HIGH through an internal $40k\Omega$ resistor.




When $\overline{\mathsf{PBRST}}$ is held LOW for the minimum time $\mathsf{t_{PB}}$, both resets become active and remain active for a minimum time period of 250ms after $\overline{\mathsf{PBRST}}$ returns HIGH.

The debounced input is guaranteed to recognize pulses greater than 20ms. No external pull-up resistor is required, since $\overline{\text{PBRST}}$ is pulled HIGH by an internal $40\text{k}\Omega$ resistor.

The PBRST can be driven from a TTL or CMOS logic line or shorted to ground with a mechanical switch.






Watchdog Timer and ST Input

A watchdog timer stops and restarts a microprocessor that is "hung-up". The μP must toggle the \overline{ST} input within a set period (as selectable through TD input) to verify proper software execution. If the \overline{ST} is not toggled low within the minimum timeout period, reset signals become active. In


power-up after the supply voltage returns to an in-tolerance condition, the reset signal remains active for 250ms minimum, allowing the power supply and system microprocessor to stabilize. $\overline{\text{ST}}$ pulses as short as 20ns can be detected.



Timeouts periods of approximately 150ms, 610ms or 1,200ms are selected through the TD pin.

TD Voltage level	Watchdog Time-out Period (ms)				
	Min Nom Max				
GND	62.5	150	250		
Floating	250	610	1000		
V _{CC}	500	1200	2000		

The watchdog timer can not be disabled. It must be strobed with a high-to-low transition to avoid watchdog timeout and reset.





rev 1.5

Absolute Maximum Ratings

Parameter	Min	Max	Unit
Voltage on V _{CC}	-0.5	7	V
Voltage on ST, TD	-0.5	V _{CC} + 0.5	V
Voltage on PBRST, RESET, RESET	-0.5	V _{CC} + 0.5	V
Operating Temperature Range (N suffixed devices)	-40	+85	°C
Operating Temperature Range (others)	0	70	°C
Soldering Temperature (for 10 sec)		+260	°C
Storage Temperature	-55	+125	°C
ESD rating			
НВМ		2	KV
MM		200	V

Note:

DC Electrical Characteristics

Unless otherwise stated, 4.5V <= V_{CC} <= 5.5V and over the operating temperature range of 0°C to 70°C (-40°C to +85°C. for N devices). All voltages are referenced to ground.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{CC}		4.5		5.5	V
ST and PBRST Input High Level	V _{IH}		2		V _{CC} + 0.3	V
ST and PBRST Input Low Level	V _{IL}		-0.3		0.8	V
V _{CC} Trip Point (T _{OL} = GND)	V _{CCTP}		4.50	4.62	4.74	V
V_{CC} Trip Point ($T_{OL} = V_{CC}$)	V _{CCTP}		4.25	4.37	4.49	V
Watchdog Timeout Period	t _{TD}	T _D = GND	62.5	150	250	ms
Watchdog Timeout Period	t _{TD}	T _D = VCC	500	1200	2000	ms
Watchdog Timeout Period	t _{TD}	T _D Floating	250	610	1000	ms
Output Voltage	V _{OH}	I=-500μA, Note 3	V _{CC} - 0.5	V _{CC} - 0.1		V
Output Current	I _{OH}	Output = 2.4V, Note 2	-8	-10		mA
Output Current	I _{OL}	Output = 0.4V	10			mA

^{1.} Voltages are measured with respect to ground

^{2.} These are stress ratings only and functional implication is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.



Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Leakage	I _{IL}	Note 1	-1.0		1.0	μA
RESET Low Level	V _{OL}	Note 3			0.4	V
Internal Pull-up Resistor		Note 1		40		kΩ
Operating Current (CMOS)	I _{CC1}				30	μΑ
Input Capacitance	C _{IN}				5	pF
Output Capacitance	C _{OUT}				10	pF
PBRST Manual Reset Minimum Low Time	t _{PB}	PBRST = V _{IL}	20			ms
Reset Active Time	t _{RST}		250	610	1000	ms
ST Pulse Width	t _{ST}	Note 4	20			ns
V _{CC} Fail Detect to RESET or RESET	t _{RPD}			5	8	μs
V _{CC} Slew Rate	t _F	4.75V to 4.25V	300			μs
PBRST Stable LOW to RESET and RESET Active	t _{PDLY}				20	ms
V _{CC} Detect to RESET or RESET inactive	t _{RPU}	t _{RISE} = 5µs	250	610	1000	ms
V _{CC} Slew Rate	t _R	4.25V to 4.75V	0			ns

Notes


- 1. $\overline{\text{PBRST}}$ is internally $\mbox{ pulled HIGH to V}_{CC}$ through a nominal $40 \mbox{k}\Omega$ resistor.
- 2. RESET is an open drain output.
- 3. RESET remains within 0.5V of V_{CC} on power-down until V_{CC} falls below 2V. RESET remains within 0.5V of ground on power-down until V_{CC} falls below 2.0V.
- 4. Must not exceed the minimum watchdog time-out period (t_{TD}) . The watchdogcircuit cannot be disabled. To avoid a reset, \overline{ST} must be strobed.




January 2005

Package Information


MicroSO (8-Pin)



SO (8-Pin)



Plastic DIP (8-Pin)




	Inc	hee	Millimeteres		
	Min	Max	Min		
	IVIII	MicroSO (8-		Max	
A	0.032	0.044	0.81	1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.030	0.038	0.76	0.97	
b		BSC		BSC	
С	0.004	0.008	0.10	0.20	
D	0.114	0.122	2.90	3.10	
е		6 BSC		BSC	
Е	0.184	0.200	4.67	5.08	
E1	0.114	0.122	2.90	3.10	
L	0.016	0.026	0.41	0.66	
S	0.020		0.52		
а	0°	6°	0°	6°	
		SO (8-Pir	1)		
Α	0.053	0.069	1.35	1.75	
A1	0.004	0.010	0.10	0.25	
A2	0.049	0.059	1.25	1.50	
В	0.012	0.020	0.31	0.51	
С	0.007	0.010	0.18	0.25	
D	0.193	BSC	4.90	BSC	
Е	0.154	BSC	3.91 BSC		
е	0.050	BSC	1.27 BSC		
Н	0.236	BSC	C 6.00 B		
L	0.016	0.050	0.41	1.27	
θ	0°	8°	0°	8°	
	L	Plastic DIP (8	B-Pin)		
Α	-	0.210	-	5.33	
A1	0.015	-	0.38	-	
A2	0.115	0.195	2.92	4.95	
b	0.014	0.022	0.36	0.56	
b2	0.045	0.070	1.14	1.78	
С	0.008	0.014	0.20	0.36	
D	0.355	0.400	9.02	10.16	
Е	0.300	0.325	7.62	8.26	
E1	0.240	0.280	6.10	7.11	
е	0.100	BSC	2.54		
еВ	-	0.430	-	10.92	
L	0.115	0.150	2.92	3.81	
	I		I		



rev 1.5

SO (16-Pin)



	SO (16-Pin)*					
	Inches		Millimeter			
	Min	Max	Min	Max		
А	0.053	0.069	1.35	1.75		
A1	0.004	0.010	0.10	0.25		
A2	0.049	0.059	1.25	1.50		
В	0.013	0.022	0.33	0.53		
С	0.008	0.012	0.19	0.27		
D	0.386	0.394	9.80	10.01		
E	0.150	0.157	3.80	4.00		
е	0.050	BSC	1.27 BS	С		
Н	0.228	0.244	5.80	6.20		
h	0.010	0.016	0.25	0.41		
L	0.016	0.035	0.40	0.89		
θ	0°	8°	0°	8°		

^{*} JEDEC Drawing MS-013AA



Ordering Information

Part Number	Package	Operating Temperature Range	Maximum Supply Current (μΑ)	Voltage Monitoring Application	Package Marking
TIN-LEAD DEVICES					
ASM1232LP	8L PDIP	0°C to +70°C	30	5V	ASM1232LP
ASM1232LPN	8L PDIP	-40° C to +85°C	30	5V	ASM1232LPN
ASM1232LPS	16L SOIC	0°C to +70°C	30	5V	ASM1232LPS
ASM1232LPS-2	8L SOIC	0°C to +70° C	30	5V	ASM1232LPS-2
ASM1232LPSN	16L SOIC	-40°C to +85°C	30	5V	ASM1232LPSN
ASM1232LPSN-2	8L SOIC	-40°C to +85°C	30	5V	ASM1232LPSN-2
ASM1232LPU	8L MSOP	0°C to +70°C	30	5V	ASM1232LP
ASM1232LPUN	8L MSOP	-40°C to +85°C	30	5V	ASM1232LPN
LEAD FREE DEVICES	S	•			
ASM1232LPF	8L PDIP	0°C to +70°C	30	5V	ASM1232LPF
ASM1232LPNF	8L PDIP	-40°C to +85°C	30	5V	ASM1232LPNF
ASM1232LPS-2F	8L SOIC	0°C to +70°C	30	5V	ASM1232LPS-2F
ASM1232LPSF	16L SOIC	0°C to +70°C	30	5V	ASM1232LPSF
ASM1232LPSN-2F	8L SOIC	-40°C to +85°C	30	5V	ASM1232LPSN-2F
ASM1232LPSNF	16L SOIC	-40°C to +85°C	30	5V	ASM1232LPSNF
ASM1232LPUF	8L MSOP	0°C to +70°C	30	5V	ASM1232LPF
ASM1232LPUNF	8L MSOP	-40°C to +85°C	30	5V	ASM1232LPNF





Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900

Fax: 408 - 855 - 4999

www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM1232LP/LPS Document Version: 1.5

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems