

=AIRCHIL

SEMICONDUCTOR

April 1988 Revised August 1999

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

The 74F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.


Features


- Serial-to-parallel converter
- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- 74F675A version prevents false clocking through CS or R/W inputs


Ordering Code:

Order Number	Package Number	Package Description
74F675ASC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F675APC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide
74F675ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Dovices also available	in Tana and Roal Specify	, by appanding the suffix latter "Y" to the ordering code

Logic Symbols









◄
S
~
Ö
Ľ.
4
Ň

Unit Loading/Fan Out

B : N	Duratifica	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
SI	Serial Data Input	1.0/1.0	20 µA/-0.6 mA	
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/-0.6 mA	
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA	
R/W	Read/Write Input	1.0/1.0	20 µA/-0.6 mA	
SO	Serial Data Output	50/33.3	-1 mA/20 mA	
Q ₀ -Q ₁₅	Parallel Data Outputs	50/33.3	-1 mA/20 mA	

Functional Description

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select (CS), Read/Write (R/W) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (SHCP). In the Shift Right mode, data enters D₀ from the Serial Input (SI) pin and exits from Q₁₅ via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either \overline{CS} or R/W is HIGH. With \overline{CS} and R/W both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, \overline{SHCP} should be in the LOW state during a LOW-to-HIGH transition of \overline{CS} . To prevent false clocking of the storage register, \underline{STCP} should be LOW during a HIGH-to-LOW transition of \overline{CS} if $R\overline{W}$ is LOW, and should also be LOW during a HIGH-to-LOW transition of R/W if \overline{CS} is LOW.

Shift Register Operations Table

	Contro	Operating		
CS	R/W	SHCP	STCP	Mode
Н	Х	Х	Х	Hold
L	L	~	Х	Shift Right
L	н	\sim	L	Shift Right
L	Н	~	Н	Parallel Load,
				No Shifting

Storage Register Operations Table

Γ		Inputs	Operating	
	CS	R/W	STCP	Mode
Γ	Н	Х	Х	Hold
	L	Н	Х	Hold
	L	L	~	Parallel Load


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

~ = HIGH-to-LOW Transition

LOW-to-HIGH Transition

Logic Diagram



Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
$V_{\mbox{\scriptsize CC}}$ Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F675A

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			v	Min	I _{OH} = -1 mA
	Voltage	5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	v	Min	I _{OL} = 20 mA
Ι _{ΙΗ}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V _{IN} = 7.0V
ICEX	Output HIGH Leakage Current				50	μΑ	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test		4.75			v	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I _{CCH}	Power Supply Current			106	160	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		l	106	160	mA	Max	$V_0 = LOW$


ч.
S
N
ø
Ľ.
4
Ň

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	130		85		MHz
t _{PLH}	Propagation Delay	3.0	8.0	10.5	2.5	12.0	
t _{PHL}	STCP to Q _n	3.0	10.5	13.5	2.5	15.0	ns
t _{PLH}	Propagation Delay	4.0	7.0	9.5	3.5	10.5	
t _{PHL}	SHCP to SO	4.5	8.0	10.5	4.0	12.0	ns

AC Operating Requirements

		T _A = -	+25°C	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units	
Symbol	Parameter	V _{CC} =	+ 5.0V				
		Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	3.5		4.0			
t _S (L)	CS or R/W to STCP	5.5		6.5			
t _H (H)	Hold Time, HIGH or LOW	0		0		ns	
t _H (L)	CS or R/W to STCP	0		0			
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5			
t _S (L)	SI to SHCP	3.0		3.5		-	
t _H (H)	Hold Time, HIGH or LOW	3.0		3.5		ns	
t _H (L)	SI to SHCP	3.0		3.5			
t _S (H)	Setup Time, HIGH or LOW	6.5		7.5			
t _S (L)	R/W to SHCP	9.0		10.0		<i>x</i> -	
t _H (H)	Hold Time, HIGH or LOW	0		0		ns	
t _H (L)	R/W to SHCP	0		0		ĺ	
t _S (H)	Setup Time, HIGH or LOW	7.0		8.0			
t _S (L)	STCP to SHCP	7.0		8.0		ns	
t _H (H)	Hold Time, HIGH or LOW	0		0		- 115	
t _H (L)	STCP to SHCP	0		0			
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5			
t _S (L)	CS to SHCP	3.0		3.5		ns	
t _H (H)	Hold Time, HIGH or LOW	3.0		3.5		- 115	
t _H (L)	CS to SHCP	3.0		3.5			
t _W (H)	SHCP Pulse Width	5.0		6.0			
t _W (L)	HIGH or LOW	5.0		6.0			
t _W (H)	STCP Pulse Width	6.0		7.0		ns	
t _W (L)	HIGH or LOW	5.0		6.0			
t _S (L)	SHCP to STCP	8.0		9.0		ns	
t _H (H)	SHCP to STCP	0.0		0.0		ns	



74F675A

