# Features

- Fast Read Access Time 90 ns
- 5-volt Only Reprogramming
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 2048 Sectors (256 Bytes/Sector)
  - Internal Address and Data Latches for 256 Bytes
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Two 16K Bytes Boot Blocks with Lockout
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 40 mA Active Current
  - 100 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V  $\pm$  10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Green (Pb/Halide-free) Packaging Option

# 1. Description

The AT29C040A is a 5-volt only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times up to 90 ns, and a low 220 mW power dissipation. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's 5-volt only Flash family.

To allow for simple in-system reprogrammability, the AT29C040A does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C040A is performed on a sector basis; 256 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



4-megabit (512K x 8) 5-volt Only 256-byte Sector Flash Memory






# 2. Pin Configurations

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

### 2.1 32-lead PLCC Top View




### 2.2 32-lead TSOP Top View – Type 1

		( (	
A11 🖂	1		32 🗔 ŌE
A9 🗔	2		31 🗖 A10
A8 🗔	3		30 🗀 CE
A13 🗔	4		29 🗀 1/07
A14 🗔	5		28 🗀 1/06
A17 🗔	6		27 🗀 1/05
WE 🖂	7		26 🗀 1/04
VCC 🖂	8		25 🗀 1/03
A18 🗔	9		24 🗖 GND
A16 🗔	10		23 🗀 1/02
A15 🗔	11		22 🗀 1/01
A12 🗔	12		21 🗀 1/00
A7 🗔	13		20 🗀 A0
A6 🗔	14		19 🗖 A1
A5 🗔	15		18 🗀 A2
A4 🗔	16	( (	17 🗔 A3
1		_))((	

# <sup>2</sup> AT29C040A

## 3. Block Diagram



# 4. Device Operation

### 4.1 Read

The AT29C040A is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

### 4.2 Byte Load

Byte loads are used to enter the 256 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

### 4.3 Program

The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFH. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A8 to A18 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

### 4.4 Software Data Protection

A software controlled data protection feature is available on the AT29C040A. Once the software protection is enabled a software algorithm must be issued to the device before a program may





be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. The SDP feature protects all sectors, not just a single sector. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 256 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

### 4.5 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT29C040A in the following ways: (a)  $V_{CC}$  sense – if  $V_{CC}$  is below 3.8V (typical), the program function is inhibited; (b)  $V_{CC}$  power on delay – once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time out 5 ms (typical) before programming; (c) Program inhibit – holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

### 4.6 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

### 4.7 DATA Polling

The AT29C040A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

### 4.8 Toggle Bit

In addition to DATA polling the AT29C040A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read

AT29C040A

data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

### 4.9 Optional Chip Erase Mode

The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

### 4.10 Boot Block Programming Lockout

The AT29C040A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29C040A blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

#### 4.10.1 Boot Block Lockout Detection

A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 7FFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### 5. Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





#### **DC and AC Operating Range** 6.

		AT29C040A-90	AT29C040A-12	AT29C040A-15	AT29C040A-20
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		$5V\pm10\%$	5V ± 10%	$5V\pm10\%$	5V ± 10%

Note:

Not recommended for New Designs.

#### **Operating Modes** 7.

Mode	CE	ŌĒ	WE	Ai	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	D <sub>OUT</sub>
Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Ai	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	х	Х	High Z
Program Inhibit	Х	Х	V <sub>IH</sub>		
Program Inhibit	Х	V <sub>IL</sub>	х		
Output Disable	Х	V <sub>IH</sub>	Х		High Z
Product Identification					
Hardware	V	V	V <sub>IH</sub>	A1 - A18 = $V_{IL}$ , A9 = $V_{H}$ , <sup>(3)</sup> A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
Haruware	VIL	V <sub>IL</sub> V <sub>IL</sub>		A1 - A18 = $V_{IL}$ , A9 = $V_{H}$ , <sup>(3)</sup> A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				$A0 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
SUIWAIE				$A0 = V_{IH}$	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>. 2. Refer to AC Programming Waveforms.

3.  $V_{\rm H} = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1F, Device Code: A4.

5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics** 8.

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μA
I <sub>SB1</sub> V <sub>CC</sub> Standby Current CMOS		Com.		100	μA	
	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Ind.		300	μA	
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			3	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA			40	mA
V <sub>IL</sub>	Input Low Voltage				0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5V		4.2		V


#### **AC Read Characteristics** 9.

		AT29C040A-90		AT29C040A-12		AT29C040A-15		AT29C040A-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		90		120		150		200	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		90		120		150		200	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	40	0	50	0	70	0	80	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0	25	0	30	0	40	0	50	ns
t <sub>OH</sub>	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		0		0		0		ns

Note:

Not recommended for New Designs.

# 10. AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ . 2.  $\overline{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC}$   $t_{OE}$  after an address change without impact on  $t_{ACC}$ . 3.  $t_{DF}$  is specified from  $\overrightarrow{OE}$  or  $\overrightarrow{CE}$  whichever occurs first (CL = 5 pF).

  - 4. This parameter is characterized and is not 100% tested.






# **11. Input Test Waveforms and Measurement Level**



### 12. Output Test Load



# 13. Pin Capacitance

f = 1 MHz, T =  $25^{\circ}C^{(1)}$ 

Symbol	Тур	Max Units		Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$


Note: 1. This parameter is characterized and is not 100% tested.

# 14. AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Setup Time	10		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>cs</sub>	Chip Select Setup Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	90		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	10		ns
t <sub>WPH</sub>	Write Pulse Width High	100		ns


# 15. AC Byte Load Waveforms<sup>(1)</sup>

### 15.1 WE Controlled














# 16. Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t <sub>WC</sub>	Write Cycle Time		10	ms
t <sub>AS</sub>	Address Setup Time	10		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>WP</sub>	Write Pulse Width	90		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μs
t <sub>WPH</sub>	Write Pulse Width High	100		ns


# 17. Program Cycle Waveforms<sup>(1)(2)(3)</sup>




- Notes: 1. A8 through A18 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).
  - 2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

19. Software Data Protection

# **18. Software Data Protection** Enable Algorithm<sup>(1)</sup>



# 20. Software Protected Program Cycle Waveform<sup>(1)(2)(3)</sup>



Notes: 1. A8 through A18 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.






# 21. Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in AC Read Characteristics.

# 22. Data Polling Waveforms




# 23. Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>wR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in AC Read Characteristics.

# 24. Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).
  - 2. Beginning and ending state of I/O6 will vary.
  - 3. Any address location may be used but the address should not vary.

25. Software Product Identification Entry<sup>(1)</sup>


# LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA 90 TO ADDRESS 5555 PAUSE 10 mS ENTER PRODUCT IDENTIFICATION MODE<sup>(2)(3)(5)</sup>

# 26. Software Product Identification Exit<sup>(1)</sup>



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
  - 2. A1 A18 =  $V_{IL}$ . Manufacturer Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
  - 3. The device does not remain in identification mode if powered down.
  - 4. The device returns to standard operation mode.
  - 5. Manufacturer Code is 1F. The Device Code is A4.

27. Boot Block Lockout Feature Enable Algorithm<sup>(1)</sup>



Notes: 1. Data Format: I/O7 - I/O0 (Hex);

- Address Format: A14 A0 (Hex).
  - 2. Lockout feature set on lower address boot block.
  - 3. Lockout feature set on higher address boot block.





# 28. Ordering Information

### 28.1 Standard Package

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	40	0.1	AT29C040A-90JC	32J	Commercial
			AT29C040A-90TC	32T	(0° to 70°C)
	40	0.3	AT29C040A-90JI	32J	Industrial
			AT29C040A-90TI	32T	(-40° to 85°C)
	40	0.1	AT29C040A-12JC	32J	Commercial
120			AT29C040A-12TC	32T	(0° to 70°C)
	40	0.3	AT29C040A-12JI	32J	Industrial
			AT29C040A-12TI	32T	(-40° to 85°C)
150	40	0.1	AT29C040A-15JC	32J	Commercial
			AT29C040A-15TC	32T	(0° to 70°C)
	40	0.3	AT29C040A-15JI	32J	Industrial
			AT29C040A-15TI	32T	(-40° to 85°C)
200	40	0.1	AT29C040A-20JC	32J	Commercial
			AT29C040A-20TC	32T	(0° to 70°C)
	40	0.3	AT29C040A-20JI	32J	Industrial
			AT29C040A-20TI	32T	(-40° to 85°C)

Note:


Not recommended for New Designs.


# 28.2 Green Package Option (Pb/Halide-free)

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
90	40	0.3	AT29C040A-90JU	32J	Industrial
			AT29C040A-90TU	32T	(-40° to 85°C)
120	40	0.3	AT29C040A-12JU	32J	Industrial
			AT29C040A-12TU	32T	(-40° to 85°C)

Package Type				
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)			
32T	32-lead, Thin Small Outline Package (TSOP)			

# 29. Packaging Information










### 29.2 32T - TSOP Type 1





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

*Memory* 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others, are registered trademarks, and Everywhere You Are<sup>SM</sup> and others are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

