#### Stack Module Features

- 64-Mbit Flash + 16-Mbit PSRAM
- Power Supply of 2.7V to 3.1V
- Data I/O x16
- 66-ball CBGA Package: 8 x 11x 1.0 mm

#### 64-Mbit Flash Features

- 64-megabit (4M x 16) Flash Memory
- 2.7V 3.1V Read/Write
- High Performance
  - Asynchronous Access Time 70, 85 ns
- Sector Erase Architecture
  - Eight 4K Word Sectors with Individual Write Lockout
  - 32K Word Main Sectors with Individual Write Lockout
- Typical Sector Erase Time: 32K Word Sectors 500 ms; 4K Word Sectors 100 ms
- 64M, Four Plane Organization, Permitting Concurrent Read in Any of Three Planes not Being Programmed/Erased
  - Memory Plane A: 16M of Memory Including Eight 4K Word Sectors
  - Memory Plane B: 16M of Memory Consisting of 32K Word Sectors
  - Memory Plane C: 16M of Memory Consisting of 32K Word Sectors
  - Memory Plane D: 16M of Memory Consisting of 32K Word Sectors
- Suspend/Resume Feature for Erase and Program
  - Supports Reading and Programming Data from Any Sector by Suspending Erase of a Different Sector
  - Supports Reading Any Word by Suspending Programming of Any Other Word
- Low-power Operation
  - 30 mA Active
  - 35 µA Standby
- 1.8V I/O Option Reduces Overall System Power
- Data Polling and Toggle Bit for End of Program Detection
- VPP Pin for Write Protection and Accelerated Program/Erase Operations
- RESET Input for Device Initialization
- Top or Bottom Boot Block Configuration Available
- 128-bit Protection Register
- Common Flash Interface (CFI)

#### 16-Mbit PSRAM Features

- 16-Mbit (1M x 16)
- 2.7V to 3.1V V<sub>CC</sub> Operation
- 70 ns Access Time

## **Stack Module Description**

The AT52BC6402A(T) consists of a 64-Mbit Flash stacked with a 16-Mbit PSRAM in a single CBGA package.

#### **Stack Module Memory Contents**


Device	Memory Combination	Flash/PSRAM Read Access				
AT52BC6402A(T)	64M Flash + 16M PSRAM	Asynchronous, Page Mode				



64-Mbit Flash, 16-Mbit PSRAM (x16 I/O)

AT52BC6402A AT52BC6402AT


**Preliminary** 







# 66C4 – CBGA Top View



# **Pin Configurations**

Pin Name	Function
A0 - A21	Address
I/O0 - I/O15	Data Inputs/Outputs
CE1	Flash Chip Enable
PSCE1	PSRAM Chip Enable
PSCS	PSRAM Chip Select (Deep Power-down Control – Mode Pin)
OE/PSOE	Flash Output Enable/PSRAM Output Enable
WE/PSWE	Flash Write Enable/PSRAM Write Enable
LB	Lower Byte Control (PSRAM)
UB	Upper Byte Control (PSRAM)
RESET	Flash Reset
WP	Flash Write Protect
VPP	Flash Write Protection and Power Supply for Accelerated Program/Erase Operation
VCC/PSVCC	Flash Power Supply/PSRAM Power Supply
NC	No Connect
GND/PSGND	Device Ground/PSRAM Ground

## 64-Mbit Flash Description

The 64-Mbit Flash memory is divided into multiple sectors and planes for erase operations. The devices can be read or reprogrammed off a single 2.7V power supply, making them ideally suited for in-system programming.

The 64-Mbit device is divided into four memory planes. A read operation can occur in any of the three planes which is not being programmed or erased. This concurrent operation allows improved system performance by not requiring the system to wait for a program or erase operation to complete before a read is performed. To further increase the flexibility of the device, it contains an Erase Suspend and Program Suspend feature. This feature will put the erase or program on hold for any amount of time and let the user read data from or program data to any of the remaining sectors. There is no reason to suspend the erase or program operation if the data to be read is in another memory plane. The end of program or erase is detected by Data Polling or toggle bit.

The VPP pin provides data protection and faster programming and erase times. When the  $V_{PP}$  input is below 0.8V, the program and erase functions are inhibited. When  $V_{PP}$  is at 1.65V or above, normal program and erase operations can be performed. With  $V_{PP}$  at 12.0V, the program and erase operations are accelerated.

With  $V_{PP}$  at 12V, a six-byte command (Enter Single Pulse Program Mode) to remove the requirement of entering the three-byte program sequence is offered to further improve programming time. After entering the six-byte code, only single pulses on the write control lines are required for writing into the device. This mode (Single Pulse Word Program) is exited by powering down the device, by taking the  $\overline{RESET}$  pin to GND or by a high-to-low transition on the  $V_{PP}$  input. Erase, Erase Suspend/Resume, Program Suspend/Resume and Read Reset commands will not work while in this mode; if entered they will result in data being programmed into the device. It is not recommended that the six-byte code reside in the software of the final product but only exist in external programming code.

## **Device Operation**

**COMMAND SEQUENCES:** The device powers on in the read mode. Command sequences are used to place the device in other operating modes such as program and erase. After the completion of a program or an erase cycle, the device enters the read mode. The command sequences are written by applying a low pulse on the  $\overline{\text{WE}}$  input with  $\overline{\text{CE}}$  low and  $\overline{\text{OE}}$  high or by applying a low-going pulse on the  $\overline{\text{CE}}$  input with  $\overline{\text{WE}}$  low and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  pulse whichever occurs first. Valid data is latched on the rising edge of the  $\overline{\text{WE}}$  or the  $\overline{\text{CE}}$  pulse, whichever occurs first. The addresses used in the command sequences are not affected by entering the command sequences.

**ASYNCHRONOUS READ:** The 64-Mbit Flash is accessed like an EPROM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins are asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

**RESET**: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET pin halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to read or standby mode, depending upon the state of the control pins.





**ERASE:** Before a word can be reprogrammed it must be erased. The erased state of the memory bits is a logical "1". The entire memory can be erased by using the Chip Erase command or individual planes or sectors can be erased by using the Plane Erase or Sector Erase commands.

**CHIP ERASE:** Chip Erase is a six-bus cycle operation. The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse. Chip Erase does not alter the data of the protected sectors. After the full chip erase the device will return back to the read mode. The hardware reset during Chip Erase will stop the erase but the data will be of unknown state. Any command during Chip Erase except Erase Suspend will be ignored.

**PLANE ERASE**: As a alternative to a full chip erase, the device is organized into four planes that can be individually erased. The plane erase command is a six-bus cycle operation. The plane whose address is valid at the sixth falling edge of  $\overline{\text{WE}}$  will be erased provided none of the sectors within the plane are protected.

**SECTOR ERASE:** As an alternative to a full chip erase or a plane erase, the device is organized into multiple sectors that can be individually erased. The Sector Erase command is a six-bus cycle operation. The sector whose address is valid at the sixth falling edge of WE will be erased provided the given sector has not been protected.

**WORD PROGRAMMING:** The device is programmed on a word-by-word basis. Programming is accomplished via the internal device command register and is a four-bus cycle operation. The programming address and data are latched in the fourth cycle. The device will automatically generate the required internal programming pulses. Please note that a "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s.

**FLEXIBLE SECTOR PROTECTION:** The 64-Mbit device offers two sector protection modes, the Softlock and the Hardlock. The Softlock mode is optimized as sector protection for sectors whose content changes frequently. The Hardlock protection mode is recommended for sectors whose content changes infrequently. Once either of these two modes is enabled, the contents of the selected sector is read-only and cannot be erased or programmed. Each sector can be independently programmed for either the Softlock or Hardlock sector protection mode. At power-up and reset, all sectors have their Softlock protection mode enabled.

**SOFTLOCK AND UNLOCK:** The Softlock protection mode can be disabled by issuing a two-bus cycle Unlock command to the selected sector. Once a sector is unlocked, its contents can be erased or programmed. To enable the Softlock protection mode, a six-bus cycle Softlock command must be issued to the selected sector.

HARDLOCK AND WRITE PROTECT (WP): The Hardlock sector protection mode operates in conjunction with the Write Protection (WP) pin. The Hardlock sector protection mode can be enabled by issuing a six-bus cycle Hardlock software command to the selected sector. The state of the Write Protect pin affects whether the Hardlock protection mode can be overridden.


- When the WP pin is low and the Hardlock protection mode is enabled, the sector cannot be unlocked and the contents of the sector is read-only.
- When the WP pin is high, the Hardlock protection mode is overridden and the sector can be unlocked via the Unlock command.

To disable the Hardlock sector protection mode, the chip must be either reset or power cycled.

**Table 1.** Hardlock and Softlock Protection Configurations in Conjunction with  $\overline{\text{WP}}$ 

V <sub>PP</sub>	WP	Hard- lock	Soft- lock	Erase/ Prog Allowed?	Comments
V <sub>CC</sub> /5V	0	0	0	Yes	No sector is locked
V <sub>CC</sub> /5V	0	0	1	No	Sector is Softlocked. The Unlock command can unlock the sector.
V <sub>CC</sub> /5V	0	1	1	No	Hardlock protection mode is enabled. The sector cannot be unlocked.
V <sub>CC</sub> /5V	1	0	0	Yes	No sector is locked.
V <sub>CC</sub> /5V	1	0	1	No	Sector is Softlocked. The Unlock command can unlock the sector.
V <sub>CC</sub> /5V	1	1	0	Yes	Hardlock protection mode is overridden and the sector is not locked.
V <sub>CC</sub> /5V	1	1	1	No	Hardlock protection mode is overridden and the sector can be unlocked via the Unlock command.
V <sub>IL</sub>	х	х	х	No	Erase and Program Operations cannot be performed.

Figure 1. Sector Locking State Diagram



Note: 1. The notation [X, Y, Z] denotes the locking state of a sector. The current locking state of a sector is defined by the state of  $\overline{\text{WP}}$  and the two bits of the sector-lock status D[1:0].





**SECTOR PROTECTION DETECTION:** A software method is available to determine if the sector protection Softlock or Hardlock features are enabled. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from the I/O0 and I/O1 at address location 00002H within a sector will show if the sector is unlocked, softlocked, or hardlocked.

Table 2. Sector Protection Status

I/O1	I/O0	Sector Protection Status			
0	0	Sector Not Locked			
0	1	Softlock Enabled			
1	0	Hardlock Enabled			
1	1	Both Hardlock and Softlock Enabled			

PROGRAM/ERASE STATUS: The device provides several bits to determine the status of a program or erase operation: I/O2, I/O3, I/O5, I/O6, and I/O7. All other status bits are don't care. Table 3 on page 11 and the following four sections describe the function of these bits. To provide greater flexibility for system designers, the 64-Mbit device contains a programmable configuration register. The configuration register allows the user to specify the status bit operation. The configuration register can be set to one of two different values, "00" or "01". If the configuration register is set to "00", the part will automatically return to the read mode after a successful program or erase operation. If the configuration register is set to a "01", a Product ID Exit command must be given after a successful program or erase operation before the part will return to the read mode. It is important to note that whether the configuration register is set to a "00" or to a "01", any unsuccessful program or erase operation requires using the Product ID Exit command to return the device to read mode. The default value (after power-up) for the configuration register is "00". Using the four-bus cycle set configuration register command as shown in the Command Definition table on page 12, the value of the configuration register can be changed. Voltages applied to the reset pin will not alter the value of the configuration register. The value of the configuration register will affect the operation of the I/O7 status bit as described below.

DATA POLLING: The 64-Mbit device features Data Polling to indicate the end of a program cycle. If the status configuration register is set to a "00", during a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. Data Polling may begin at any time during the program cycle. Please see Table 3 on page 11 for more details.

If the status bit configuration register is set to a "01", the I/O7 status bit will be low while the device is actively programming or erasing data. I/O7 will go high when the device has completed a program or erase operation. Once I/O7 has gone high, status information on the other pins can be checked.

The  $\overline{Data}$  Polling status bit must be used in conjunction with the erase/program and  $V_{PP}$  status bit as shown in the algorithm in Figures 2 and 3.

**TOGGLE BIT:** In addition to Data Polling, the 64-Mbit device provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the memory will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling

and valid data will be read. Examining the toggle bit may begin at any time during a program cycle. Please see Table 3 on page 11 for more details.

The toggle bit status bit should be used in conjunction with the erase/program and  $V_{PP}$  status bit as shown in the algorithm in Figures 4 and 5 on page 10.

**ERASE/PROGRAM STATUS BIT:** The device offers a status bit on I/O5 that indicates whether the program or erase operation has exceeded a specified internal pulse count limit. If the status bit is a "1", the device is unable to verify that an erase or a word program operation has been successfully performed. The device may also output a "1" on I/O5 if the system tries to program a "1" to a location that was previously programmed to a "0". Only an erase operation can change a "0" back to a "1". If a program (Sector Erase) command is issued to a protected sector, the protected sector will not be programmed (erased). The device will go to a status read mode and the I/O5 status bit will be set high, indicating the program (erase) operation did not complete as requested. Once the erase/program status bit has been set to a "1", the system must write the Product ID Exit command to return to the read mode. The erase/program status bit is a "0" while the erase or program operation is still in progress. Please see Table 3 on page 11 for more details.

 $V_{PP}$  STATUS BIT: The 64-Mbit device provides a status bit on I/O3 that provides information regarding the voltage level of the VPP pin. During a program or erase operation, if the voltage on the VPP pin is not high enough to perform the desired operation successfully, the I/O3 status bit will be a "1". Once the  $V_{PP}$  status bit has been set to a "1", the system must write the Product ID Exit command to return to the read mode. On the other hand, if the voltage level is high enough to perform a program or erase operation successfully, the  $V_{PP}$  status bit will output a "0". Please see Table 3 on page 11 for more details.

ERASE SUSPEND/ERASE RESUME: The Erase Suspend command allows the system to interrupt a sector erase operation and then program or read data from a different sector within the same plane. Since this device has a multiple plane architecture, there is no need to use the erase suspend feature while erasing a sector when you want to read data from a sector in another plane. After the Erase Suspend command is given, the device requires a maximum time of 15 µs to suspend the erase operation. After the erase operation has been suspended, the plane that contains the suspended sector enters the erase-suspend-read mode. The system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command. The Erase Resume command is a one-bus cycle command, which does require the plane address. The device also supports an erase suspend during a complete chip erase. While the chip erase is suspended, the user can read from any sector within the memory that is protected. The command sequence for a chip erase suspend and a sector erase suspend are the same.

PROGRAM SUSPEND/PROGRAM RESUME: The Program Suspend command allows the system to interrupt a programming operation and then read data from a different word within the memory. After the Program Suspend command is given, the device requires a maximum of 10 µs to suspend the programming operation. After the programming operation has been suspended, the system can then read from any other word within the device. An address is not required during the program suspend operation. To resume the programming operation, the system must write the Program Resume command. The program suspend and resume are one-bus cycle commands. The command sequence for the erase suspend and program suspend are the same, and the command sequence for the erase resume and program resume are the same.





**128-BIT PROTECTION REGISTER:** The 64-Mbit device contains a 128-bit register that can be used for security purposes in system design. The protection register is divided into two 64-bit blocks. The two blocks are designated as block A and block B. The data in block A is non-changeable and is programmed at the factory with a unique number. The data in block B is programmed by the user and can be locked out such that data in the block cannot be reprogrammed. To program block B in the protection register, the four-bus cycle Program Protection Register command must be used as shown in the Command Definition table on page 12. To lock out block B, the four-bus cycle lock protection register command must be used as shown in the Command Definition table. Data bit D1 must be zero during the fourth bus cycle. All other data bits during the fourth bus cycle are don't cares. To determine whether block B is locked out, the status of Block B Protection command is given. If data bit D1 is zero, block B is locked. If data bit D1 is one, block B can be reprogrammed. Please see the Protection Register Addressing Table on page 13 for the address locations in the protection register. To read the protection register, the Product ID Entry command is given followed by a normal read operation from an address within the protection register. After determining whether block B is protected or not or reading the protection register, the Product ID Exit command must be given prior to performing any other operation.

CFI: Common Flash Interface (CFI) is a published, standardized data structure that may be read from a Flash device. CFI allows system software to query the installed device to determine the configurations, various electrical and timing parameters, and functions supported by the device. CFI is used to allow the system to learn how to interface to the Flash device most optimally. The two primary benefits of using CFI are ease of upgrading and second source availability. The command to enter the CFI Query mode is a one-bus cycle command which requires writing data 98h to address 55h. The CFI Query command can be written when the device is ready to read data or can also be written when the part is in the product ID mode. Once in the CFI Query mode, the system can read CFI data at the addresses given in Table 4 on page 24. To exit the CFI Query mode, the product ID exit command must be given. If the CFI Query command is given while the part is in the product ID mode, then the product ID exit command must first be given to return the part to the product ID mode. Once in the product ID mode, it will be necessary to give another product ID exit command to return the part to the read mode.


**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the 64-Mbit device in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 1.8V (typical), the program function is inhibited. (b)  $V_{CC}$  power-on delay: once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time-out 10 ms (typical) before programming. (c) Program inhibit: holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle. (e)  $V_{PP}$  is less than  $V_{ILPP}$ .

**INPUT LEVELS:** While operating with a 2.7V to 3.1V power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE} \text{ and } \overline{WE})$  may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to  $V_{CCQ} + 0.6V$ .

**Figure 2.** Data Polling Algorithm (Configuration Register = 00)

START Read I/O7 - I/O0 Addr = VAYES I/O7 = Data? NO NO I/O3, I/O5 = 1? YES Read I/O7 - I/O0 Addr = VAYES I/O7 = Data? NO Program/Erase Program/Erase Operation Operation Not Successful, Successful, Write Device in Product ID **Exit Command** Read Mode

**Figure 3.** Data Polling Algorithm (Configuration Register = 01)



Note: 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.

VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.

 I/O7 should be rechecked even if I/O5 = "1" because I/O7 may change simultaneously with I/O5.







Note:

**Figure 4.** Toggle Bit Algorithm (Configuration Register = 00)

**Figure 5.** Toggle Bit Algorithm (Configuration Register = 01)





Note: 1. The system should recheck the toggle bit even if I/O5 = "1" because the toggle bit may stop toggling as I/O5 changes to "1".

1. The system should recheck the toggle bit even if I/O5 = "1" because the toggle bit may stop toggling as I/O5 changes to "1".

Table 3. Status Bit Table

	I/O7			I/O6				1/02				
Configuration Register:	00/01	00/01	00/01	00/01	00/01	00/01	00/01	00/01	00/01	00/01	00/01	00/01
Read Address In	Plane A	Plane B	Plane C	Plane D	Plane A	Plane B	Plane C	Plane D	Plane A	Plane B	Plane C	Plane D
While												
Programming in Plane A	Ī/O7/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	1	DATA	DATA	DATA
Programming in Plane B	DATA	Ī/ <del>O7</del> /0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	1	DATA	DATA
Programming in Plane C	DATA	DATA	Ī/ <del>O7</del> /0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	1	DATA
Programming in Plane D	DATA	DATA	DATA	Ī/O7/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	1
Erasing in Plane A	0/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA
Erasing in Plane B	DATA	0/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE	DATA	DATA
Erasing in Plane C	DATA	DATA	0/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE	DATA
Erasing in Plane D	DATA	DATA	DATA	0/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE
Erase Suspended & Read Erasing Sector	1	1	1	1	1	1	1	1	TOGGLE	TOGGLE	TOGGLE	TOGGLE
Erase Suspended & Read Non- erasing Sector	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA
Erase Suspended & Program Non- erasing Sector in Plane A	Ī/ <del>O7</del> /0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA
Erase Suspended & Program Non- erasing Sector in Plane B	DATA	Ī/O7/0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE	DATA	DATA
Erase Suspended & Program Non- erasing Sector in Plane C	DATA	DATA	Ī/ <del>O7</del> /0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE	DATA
Erase Suspended & Program Non- erasing Sector in Plane D	DATA	DATA	DATA	Ī/ <del>O7</del> /0	DATA	DATA	DATA	TOGGLE	DATA	DATA	DATA	TOGGLE



# **Command Definition (Hex)**<sup>(1)</sup>

	Bus		Bus cle	2nd Cyd		3rd Bu Cycle		4th B Cycl		5th Cy	Bus cle	6th I Cyd	
Command Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	555	AA	AAA <sup>(2)</sup>	55	555	80	555	AA	AAA	55	555	10
Plane Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	PA <sup>(6)</sup>	20
Sector Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(4)</sup>	30
Word Program	4	555	AA	AAA	55	555	A0	Addr	D <sub>IN</sub>				
Dual-Word Program <sup>(8)</sup>	5	555	AA	AAA	55	555	A1	Addr0	D <sub>INO</sub>	Addr1	D <sub>IN1</sub>		
Enter Single-pulse Program Mode	6	555	AA	AAA	55	555	80	555	AA	AAA	55	555	A0
Single-pulse Word Program Mode	1	Addr	D <sub>IN</sub>										
Sector Softlock	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(4)</sup>	40
Sector Unlock	2	555	AA	SA <sup>(4)</sup>	70								
Sector Hardlock	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(4)(5)</sup>	60
Erase/Program Suspend	1	xxx	В0										
Erase/Program Resume	1	PA <sup>(6)</sup>	30										
Product ID Entry <sup>(7)</sup>	3	555	AA	AAA	55	PA+00555	90						
Product ID Exit <sup>(3)</sup>	3	555	AA	AAA	55	555	F0						
Product ID Exit <sup>(3)</sup>	1	xxx	FX										
Program Protection Register – Block B	4	555	AA	AAA	55	555	CO	xxxx <sup>(12)</sup> 8x <sup>(11)</sup>	D <sub>IN</sub>				
Lock Protection Register – Block B	4	555	AA	AAA	55	555	CO	xxxx80 <sup>(12)</sup>	X0				
Status of Block B Protection	4	555	AA	AAA	55	555	90	xxxx80 <sup>(13)</sup>	D <sub>OUT</sub> <sup>(9)</sup>				
Set Configuration Register	4	555	AA	AAA	55	555	E0	xxx	00/01(10)				
CFI Query	1	X55	98										

Notes:

- 1. The DATA FORMAT in each bus cycle is as follows: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex). The ADDRESS FORMAT in each bus cycle is as follows: A11 A0 (Hex), A11 A21 (Don't Care).
- 2. Since A11 is a Don't Care, AAA can be replaced with 2AA.
- 3. Either one of the Product ID Exit commands can be used.
- 4. SA = sector address. Any word address within a sector can be used to designate the sector address (see pages 14 17 for details).
- 5. Once a sector is in the Hardlock protection mode, it cannot be disabled unless the chip is reset or power cycled.
- 6. PA is the plane address (A21 A20).
- 7. During the fourth bus cycle, the manufacturer code is read from address PA+00000H, the device code is read from address PA+00001H, and the data in the protection register is read from addresses 000081H 000088H. PA (A21 A20) must specify the same plane address as specified in the third bus cycle.
- 8. The fast programming option enables the user to program two words in parallel only when  $V_{PP} = 12V$ . The addresses, Addr0 and Addr1, of the two words,  $D_{IN0}$  and  $D_{IN1}$ , must only differ in address A0. This command should be used for manufacturing purpose only.
- 9. If data bit D1 is "0", block B is locked. If data bit D1 is "1", block B can be reprogrammed.
- 10. The default state (after power-up) of the configuration register is "00".
- 11. Any address within the user programmable register region. Please see "Protection Register Addressing Table" on page 13.
- 12. For the AT49BV6416, xxxx = 0000H. For the AT49BV6416T, xxxx = 3F80H.
- 13. For the AT49BV6416, xxxx = 0000H. For the AT49BV6416T, xxxx = 0F80H.

# **Absolute Maximum Ratings\***

Temperature under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages Except V <sub>PP</sub> (including NC Pins) with Respect to Ground0.6V to +6.25V
V <sub>PP</sub> Input Voltage with Respect to Ground0V to 13.0V
All Output Voltages with Respect to Ground0.6V to $V_{\text{CCQ}}$ + 0.6V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Protection Register Addressing Table**

Word	Use	Block	<b>A</b> 7	<b>A6</b>	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	A0
0	Factory	Α	1	0	0	0	0	0	0	1
1	Factory	Α	1	0	0	0	0	0	1	0
2	Factory	Α	1	0	0	0	0	0	1	1
3	Factory	Α	1	0	0	0	0	1	0	0
4	User	В	1	0	0	0	0	1	0	1
5	User	В	1	0	0	0	0	1	1	0
6	User	В	1	0	0	0	0	1	1	1
7	User	В	1	0	0	0	1	0	0	0





#### Memory Organization – 64-Mbit Bottom Boot

			x16
		Size	Address Range
Plane	Sector	(Words)	(A21 - A0)
Α	SA0	4K	00000 - 00FFF
Α	SA1	4K	01000 - 01FFF
Α	SA2	4K	02000 - 02FFF
Α	SA3	4K	03000 - 03FFF
Α	SA4	4K	04000 - 04FFF
Α	SA5	4K	05000 - 05FFF
Α	SA6	4K	06000 - 06FFF
Α	SA7	4K	07000 - 07FFF
Α	SA8	32K	08000 - 0FFFF
Α	SA9	32K	10000 - 17FFF
Α	SA10	32K	18000 - 1FFFF
Α	SA11	32K	20000 - 27FFF
Α	SA12	32K	28000 - 2FFFF
Α	SA13	32K	30000 - 37FFF
Α	SA14	32K	38000 - 3FFFF
Α	SA15	32K	40000 - 47FFF
Α	SA16	32K	48000 - 4FFFF
Α	SA17	32K	50000 - 57FFF
Α	SA18	32K	58000 - 5FFFF
Α	SA19	32K	60000 - 67FFF
Α	SA20	32K	68000 - 6FFFF
Α	SA21	32K	70000 - 77FFF
Α	SA22	32K	78000 - 7FFFF
Α	SA23	32K	80000 - 87FFF
Α	SA24	32K	88000 - 8FFFF
Α	SA25	32K	90000 - 97FFF
Α	SA26	32K	98000 - 9FFFF
Α	SA27	32K	A0000 - A7FFF
Α	SA28	32K	A8000 - AFFFF
Α	SA29	32K	B0000 - B7FFF
Α	SA30	32K	B8000 - BFFFF
Α	SA31	32K	C0000 - C7FFF
Α	SA32	32K	C8000 - CFFFF
Α	SA33	32K	D0000 - D7FFF
Α	SA34	32K	D8000 - DFFFF
Α	SA35	32K	E0000 - E7FFF
Α	SA36	32K	E8000 - EFFFF
Α	SA37	32K	F0000 - F7FFF
Α	SA38	32K	F8000 - FFFFF
В	SA39	32K	100000 - 107FFF
В	SA40	32K	108000 - 10FFFF
В	SA41	32K	110000 - 117FFF
В	SA42	32K	118000 - 11FFFF
В	SA43	32K	120000 - 127FFF
В	SA44	32K	128000 - 12FFFF

#### Memory Organization – 64-Mbit Bottom Boot (Continued)

	Organizati		x16
		Size	Address Range
Plane	Sector	(Words)	(A21 - A0)
В	SA45	32K	130000 - 137FFF
В	SA46	32K	138000 - 13FFFF
В	SA47	32K	140000 - 147FFF
В	SA48	32K	148000 - 14FFFF
В	SA49	32K	150000 - 157FFF
В	SA50	32K	158000 - 15FFFF
В	SA51	32K	160000 - 167FFF
В	SA52	32K	168000 - 16FFFF
В	SA53	32K	170000 - 177FFF
В	SA54	32K	178000 - 17FFFF
В	SA55	32K	180000 - 187FFF
В	SA56	32K	188000 - 18FFFF
В	SA57	32K	190000 - 197FFF
В	SA58	32K	198000 - 19FFFF
В	SA59	32K	1A0000 - 1A7FFF
В	SA60	32K	1A8000 - 1AFFFF
В	SA61	32K	1B0000 - 1B7FFF
В	SA62	32K	1B8000 - 1BFFFF
В	SA63	32K	1C0000 - 1C7FFF
В	SA64	32K	1C8000 - 1CFFFF
В	SA65	32K	1D0000 - 1D7FFF
В	SA66	32K	1D8000 - 1DFFFF
В	SA67	32K	1E0000 - 1E7FFF
В	SA68	32K	1E8000 - 1EFFFF
В	SA69	32K	1F0000 - 1F7FFF
В	SA70	32K	1F8000 - 1FFFFF
С	SA71	32K	200000 - 207FFF
С	SA72	32K	208000 - 20FFFF
С	SA73	32K	210000 - 217FFF
С	SA74	32K	218000 - 21FFFF
С	SA75	32K	220000 - 227FFF
С	SA76	32K	228000 - 22FFFF
С	SA77	32K	230000 - 237FFF
С	SA78	32K	238000 - 23FFFF
С	SA79	32K	240000 - 247FFF
С	SA80	32K	248000 - 24FFFF
С	SA81	32K	250000 - 257FFF
С	SA82	32K	258000 - 25FFFF
С	SA83	32K	260000 - 267FFF
С	SA84	32K	268000 - 26FFFF
С	SA85	32K	270000 - 277FFF
С	SA86	32K	278000 - 27FFFF
С	SA87	32K	280000 - 287FFF
С	SA88	32K	288000 - 28FFFF
С	SA89	32K	290000 - 297FFF
	1	1	ı

#### Memory Organization – 64-Mbit Bottom Boot (Continued)

organizati		n Bottom Boot (Gontantaoa)
	Ci	x16
Sector	(Words)	Address Range (A21 - A0)
SA90	32K	298000 - 29FFFF
SA91	32K	2A0000 - 2A7FFF
SA92	32K	2A8000 - 2AFFFF
SA93	32K	2B0000 - 2B7FFF
SA94	32K	2B8000 - 2BFFFF
SA95	32K	2C0000 - 2C7FFF
SA96	32K	2C8000 - 2CFFFF
SA97	32K	2D0000 - 2D7FFF
SA98	32K	2D8000 - 2DFFFF
SA99	32K	2E0000 - 2E7FFF
SA100	32K	2E8000 - 2EFFFF
SA101	32K	2F0000 - 2F7FFF
SA102	32K	2F8000 - 2FFFFF
SA103	32K	300000 - 307FFF
SA104	32K	308000 - 30FFFF
SA105	32K	310000 - 317FFF
SA106	32K	318000 - 31FFFF
SA107	32K	320000 - 327FFF
SA108	32K	328000 - 32FFFF
SA109	32K	330000 - 337FFF
SA110	32K	338000 - 33FFFF
SA111	32K	340000 - 347FFF
SA112	32K	348000 - 34FFFF
	Sector SA90 SA91 SA92 SA93 SA94 SA95 SA96 SA97 SA98 SA99 SA100 SA101 SA102 SA103 SA104 SA105 SA106 SA107 SA108 SA109 SA110 SA111	Sector         Size (Words)           SA90         32K           SA91         32K           SA92         32K           SA93         32K           SA94         32K           SA95         32K           SA96         32K           SA97         32K           SA98         32K           SA100         32K           SA101         32K           SA102         32K           SA103         32K           SA104         32K           SA105         32K           SA106         32K           SA107         32K           SA108         32K           SA109         32K           SA110         32K           SA111         32K

#### Memory Organization – 64-Mbit Bottom Boot (Continued)

			` ′
			x16
		Size	Address Range
Plane	Sector	(Words)	(A21 - A0)
D	SA113	32K	350000 - 357FFF
D	SA114	32K	358000 - 35FFFF
D	SA115	32K	360000 - 367FFF
D	SA116	32K	368000 - 36FFFF
D	SA117	32K	370000 - 377FFF
D	SA118	32K	378000 - 37FFFF
D	SA119	32K	380000 - 387FFF
D	SA120	32K	388000 - 38FFFF
D	SA121	32K	390000 - 397FFF
D	SA122	32K	398000 - 39FFFF
D	SA123	32K	3A0000 - 3A7FFF
D	SA124	32K	3A8000 - 3AFFFF
D	SA125	32K	3B0000 - 3B7FFF
D	SA126	32K	3B8000 - 3BFFFF
D	SA127	32K	3C0000 - 3C7FFF
D	SA128	32K	3C8000 - 3CFFFF
D	SA129	32K	3D0000 - 3D7FFF
D	SA130	32K	3D8000 - 3DFFFF
D	SA131	32K	3E0000 - 3E7FFF
D	SA132	32K	3E8000 - 3EFFFF
D	SA133	32K	3F0000 - 3F7FFF
D	SA134	32K	3F8000 - 3FFFFF





#### Memory Organization - 64-Mbit Top Boot

#### x16 **Address Range** Size Plane Sector (Words) (A21 - A0)D SA<sub>0</sub> 32K 00000 - 07FFF D SA1 32K 08000 - 0FFFF D SA2 32K 10000 - 17FFF SA3 32K 18000 - 1FFFF D D SA4 32K 20000 - 27FFF SA<sub>5</sub> 32K 28000 - 2FFFF D D SA6 32K 30000 - 37FFF SA7 32K 38000 - 3FFFF D D SA8 32K 40000 - 47FFF D SA9 32K 48000 - 4FFFF D **SA10** 32K 50000 - 57FFF D **SA11** 32K 58000 - 5FFFF SA12 32K D 60000 - 67FFF **SA13** 32K 68000 - 6FFFF D D **SA14** 32K 70000 - 77FFF D **SA15** 32K 78000 - 7FFFF D **SA16** 32K 80000 - 87FFF **SA17** 32K 88000 - 8FFFF D D **SA18** 32K 90000 - 97FFF D **SA19** 32K 98000 - 9FFFF D **SA20** 32K A0000 - A7FFF D SA21 32K A8000 - AFFFF SA22 32K D B0000 - B7FFF **SA23** 32K B8000 - BFFFF D D SA24 32K C0000 - C7FFF D **SA25** 32K C8000 - CFFFF D **SA26** 32K D0000 - D7FFF D **SA27** 32K D8000 - DFFFF D SA28 32K E0000 - E7FFF D SA29 32K E8000 - EFFFF D **SA30** 32K F0000 - F7FFF D **SA31** 32K F8000 - FFFFF С SA32 32K 100000 - 107FFF С **SA33** 32K 108000 - 10FFFF С SA34 32K 110000 - 117FFF С **SA35** 32K 118000 - 11FFFF С **SA36** 32K 120000 - 127FFF С 32K 128000 - 12FFFF **SA37** С **SA38** 32K 130000 - 137FFF С **SA39** 32K 138000 - 13FFFF С **SA40** 32K 140000 - 147FFF С **SA41** 32K 148000 - 14FFFF С **SA42** 32K 150000 - 157FFF С **SA43** 32K 158000 - 15FFFF С SA44 32K 160000 - 167FFF

#### Memory Organization – 64-Mbit Top Boot (Continued)

	Organizat		isit top Boot (Continued)
		0:	x16
Plane	Sector	Size (Words)	Address Range (A21 - A0)
С	SA45	32K	168000 - 16FFFF
С	SA46	32K	170000 - 177FFF
С	SA47	32K	178000 - 17FFFF
С	SA48	32K	180000 - 187FFF
С	SA49	32K	188000 - 18FFFF
С	SA50	32K	190000 - 197FFF
С	SA51	32K	198000 - 19FFFF
С	SA52	32K	1A0000 - 1A7FFF
С	SA53	32K	1A8000 - 1AFFFF
С	SA54	32K	1B0000 - 1B7FFF
С	SA55	32K	1B8000 - 1BFFFF
С	SA56	32K	1C0000 - 1C7FFF
С	SA57	32K	1C8000 - 1CFFFF
С	SA58	32K	1D0000 - 1D7FFF
С	SA59	32K	1D8000 - 1DFFFF
С	SA60	32K	1E0000 - 1E7FFF
С	SA61	32K	1E8000 - 1EFFFF
С	SA62	32K	1F0000 - 1F7FFF
С	SA63	32K	1F8000 - 1FFFFF
В	SA64	32K	200000 - 207FFF
В	SA65	32K	208000 - 20FFFF
В	SA66	32K	210000 - 217FFF
В	SA67	32K	218000 - 21FFFF
В	SA68	32K	220000 - 227FFF
В	SA69	32K	228000 - 22FFFF
В	SA70	32K	230000 - 237FFF
В	SA71	32K	238000 - 23FFFF
В	SA72	32K	240000 - 247FFF
В	SA73	32K	248000 - 24FFFF
В	SA74	32K	250000 - 257FFF
В	SA75	32K	258000 - 25FFFF
В	SA76	32K	260000 - 267FFF
В	SA77	32K	268000 - 26FFFF
В	SA78	32K	270000 - 277FFF
В	SA79	32K	278000 - 27FFFF
В	SA80	32K	280000 - 287FFF
В	SA81	32K	288000 - 28FFFF
В	SA82	32K	290000 - 297FFF
В	SA83	32K	298000 -29FFFF
В	SA84	32K	2A0000 - 2A7FFF
В	SA85	32K	2A8000 - 2AFFFF
В	SA86	32K	2B0000 - 2B7FFF
В	SA87	32K	2B8000 - 2BFFFF
В	SA88	32K	2C0000 - 2C7FFF
В	SA89	32K	2C8000 - 2CFFFF

#### **Memory Organization – 64-Mbit Top Boot (Continued)**

y	O i garii Lac		ion rep 2001 (Communu)
		<u> </u>	x16
Plane	Sector	Size (Words)	Address Range (A21 - A0)
В	SA90	32K	2D0000 - 2D7FFF
В	SA91	32K	2D8000 - 2DFFFF
В	SA92	32K	2E0000 - 2E7FFF
В	SA93	32K	2E8000 - 2EFFFF
В	SA94	32K	2F0000 - 2F7FFF
В	SA95	32K	2F8000 - 2FFFFF
Α	SA96	32K	300000 - 307FFF
Α	SA97	32K	308000 - 30FFFF
Α	SA98	32K	310000 - 317FFF
Α	SA99	32K	318000 - 31FFFF
Α	SA100	32K	320000 - 327FFF
Α	SA101	32K	328000 - 32FFFF
Α	SA102	32K	330000 - 337FFF
Α	SA103	32K	338000 - 33FFFF
Α	SA104	32K	340000 - 347FFF
Α	SA105	32K	348000 - 34FFFF
Α	SA106	32K	350000 - 357FFF
Α	SA107	32K	358000 - 35FFFF
Α	SA108	32K	360000 - 367FFF
Α	SA109	32K	368000 - 36FFFF
Α	SA110	32K	370000 - 377FFF
Α	SA111	32K	378000 - 37FFFF
Α	SA112	32K	380000 - 387FFF

## **Memory Organization – 64-Mbit Top Boot (Continued)**

		Size	x16 Address Range
Plane	Sector	(Words)	(A21 - A0)
Α	SA113	32K	388000 - 38FFFF
Α	SA114	32K	390000 - 397FFF
Α	SA115	32K	398000 - 39FFFF
Α	SA116	32K	3A0000 - 3A7FFF
Α	SA117	32K	3A8000 - 3AFFFF
Α	SA118	32K	3B0000 - 3B7FFF
Α	SA119	32K	3B8000 - 3BFFFF
Α	SA120	32K	3C0000 - 3C7FFF
Α	SA121	32K	3C8000 - 3CFFFF
Α	SA122	32K	3D0000 - 3D7FFF
Α	SA123	32K	3D8000 - 3DFFFF
Α	SA124	32K	3E0000 - 3E7FFF
Α	SA125	32K	3E8000 - 3EFFFF
Α	SA126	32K	3F0000 - 3F7FFF
Α	SA127	4K	3F8000 - 3F8FFF
Α	SA128	4K	3F9000 - 3F9FFF
Α	SA129	4K	3FA000 - 3FAFFF
Α	SA130	4K	3FB000 - 3FBFFF
Α	SA131	4K	3FC000 - 3FCFFF
Α	SA132	4K	3FD000 - 3FDFFF
Α	SA133	4K	3FE000 - 3FEFFF
Α	SA134	4K	3FF000 - 3FFFFF





# **DC and AC Operating Range**

	64-Mbit Device – 70, 85 ns	
Operating Temperature (Case)	Industrial	-40°C - 85°C
V <sub>CC</sub> Power Supply		2.7V - 3.6V

# **Operating Modes**

Mode	CE	ŌĒ	WE	RESET	$V_{PP}^{(4)}$	Ai	I/O
Read	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	Ai	D <sub>OUT</sub>
Burst Read	V <sub>IL</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>IH</sub>	Х	Ai	D <sub>OUT</sub>
Program/Erase <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IHPP</sub> <sup>(5)</sup>	Ai	D <sub>IN</sub>
Standby/Program Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	V <sub>IH</sub>	Х	X	High Z
	Х	Х	$V_{IH}$	V <sub>IH</sub>	Х		
Program Inhibit	Х	V <sub>IL</sub>	Х	V <sub>IH</sub>	Х		
	Х	Х	Х	Х	V <sub>ILPP</sub> <sup>(6)</sup>		
Output Disable	Х	V <sub>IH</sub>	Х	V <sub>IH</sub>	Х		High Z
Reset	Х	Х	Х	V <sub>IL</sub>	Х	Х	High Z
Product Identification	•						
Cathurava				V		A0 = V <sub>IL</sub> , A1 - A21 = V <sub>IL</sub>	Manufacturer Code <sup>(3)</sup>
Software				V <sub>IH</sub>		A0 = V <sub>IH</sub> , A1 - A21 = V <sub>IL</sub>	Device Code <sup>(3)</sup>

Notes:


- 1. X can be  $V_{IL}$  or  $V_{IH}$ .
- 2. Refer to AC programming waveforms.
- 3. Manufacturer Code: 001FH; Device Code: 00D6H Bottom Boot; 00D2H Top Boot.
- 4. The VPP pin can be tied to  $V_{CC}$ . For faster program/erase operations,  $V_{PP}$  can be set to 12.0V  $\pm$  0.5V.
- 5.  $V_{IHPP}$  (min) = 1.65V.
- 6.  $V_{ILPP}$  (max) = 0.8V.

## **DC Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		1	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$		1	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CCQ}} - 0.3 \text{V to V}_{\text{CC}}$		35	μA
I <sub>CC</sub> <sup>(1)</sup>	V <sub>CC</sub> Active Current	f = 66 MHz; I <sub>OUT</sub> = 0 mA		30	mA
I <sub>CCRE</sub>	V <sub>CC</sub> Read While Erase Current	f = 66 MHz; I <sub>OUT</sub> = 0 mA		50	mA
I <sub>CCRW</sub>	V <sub>CC</sub> Read While Write Current	f = 66 MHz; I <sub>OUT</sub> = 0 mA		50	mA
V <sub>IL</sub>	Input Low Voltage			0.6	٧
V <sub>IH</sub>	Input High Voltage		2.0		٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
.,	0	I <sub>OH</sub> = -100 μA	2.5		.,
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Note: 1. In the erase mode, I<sub>CC</sub> is 35 mA.

## **Input Test Waveforms and Measurement Level**



# **Output Test Load**



# Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V


Note: 1. This parameter is characterized and is not 100% tested.



## **AC Asynchronous Read Timing Characteristics**

		64-Mbit-70		64-M		
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Access, Address to Data Valid		70		85	ns
t <sub>CE</sub>	Access, CE to Data Valid		70		85	ns
t <sub>OE</sub>	OE to Data Valid		20		20	ns
t <sub>DF</sub>	CE, OE High to Data Float		25		25	ns
t <sub>RO</sub>	RESET to Output Delay		150		150	ns

# Asynchronous Read Cycle Waveform (1)(2)(3)



- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .


  2.  $\overline{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC}$   $t_{OE}$  after an address change without impact on  $t_{ACC}$ .
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first (CL = 5 pF).

## **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub>	Address Setup Time to WE and CE Low	0		ns
t <sub>AH</sub>	Address Hold Time	20		ns
t <sub>DS</sub>	Data Setup Time	20		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>WP</sub>	CE or WE Low Pulse Width	35		ns
t <sub>WPH</sub>	CE or WE High Pulse Width	25		ns

#### **AC Word Load Waveforms**

#### **WE** Controlled



## **CE** Controlled







# **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Word Programming Time (V <sub>pp</sub> = V <sub>CC</sub> )		22		μs
t <sub>BPVPP</sub>	Word Programming Time (V <sub>PP</sub> ≥ 11.5V)		10		μs
t <sub>SEC1</sub>	Sector Erase Cycle Time (4K word sectors)		100		ms
t <sub>SEC2</sub>	Sector Erase Cycle Time (32K word sectors)		500		ms
t <sub>ES</sub>	Erase Suspend Time			15	μs
t <sub>PS</sub>	Program Suspend Time			10	μs

## **Program Cycle Waveforms**



# **Sector, Plane or Chip Erase Cycle Waveforms**



- Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - 2. For chip erase, the address should be 555. For plane or sector erase, the address depends on what plane or sector is to be erased. (See note 4 and 6 under Command Definitions on page 12.)
  - 3. For chip erase, the data should be XX10H, for plane erase, the data should be XX20H, and for sector erase, the data should be XX30H
  - 4. The waveforms shown above use the  $\overline{WE}$  controlled AC Word Load Waveforms.


# **Data** Polling Characteristics

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

These parameters are characterized and not 100% tested
 See t<sub>OE</sub> spec on page 20.

## **Data** Polling Waveforms




# Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	50			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See  $t_{OE}$  spec on page 20.

# Toggle Bit Waveforms<sup>(1)(2)(3)</sup>



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).

2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.



Table 4. Common Flash Interface Definition for 64-Mbit Device

Address	64-Mbit Device	Comments
10h	0051h	"Q"
11h	0052h	"R"
12h	0059h	" <b>Y</b> "
13h	0002h	
14h	0000h	
15h	0041h	
16h	0000h	
17h	0000h	
18h	0000h	
19h	0000h	
1Ah	0000h	
1Bh	0027h	VCC min write/erase
1Ch	0031h	VCC max write/erase
1Dh	00B5h	VPP min voltage
1Eh	00C5h	VPP max voltage
1Fh	0004h	Typ word write – 16 μs
20h	0000h	
21h	0009h	Typ block erase – 500 ms
22h	0010h	Typ chip erase, 64,300 ms
23h	0004h	Max word write/typ time
24h	0000h	n/a
25h	0003h	Max block erase/typ block erase
26h	0003h	Max chip erase/ typ chip erase
27h	0017h	Device size
28h	0001h	x16 device
29h	0000h	x16 device
2Ah	0000h	Multiple byte write not supported
2Bh	0000h	Multiple byte write not supported
2Ch	0002h	2 regions, x = 2
2Dh	007Eh	64K bytes, Y = 126
2Eh	0000h	64K bytes, Y = 126
2Fh	0000h	64K bytes, Z = 256
30h	0001h	64K bytes, Z = 256
31h	0007h	8K bytes, Y = 7
32h	0000h	8K bytes, Y = 7
33h	0020h	8K bytes, Z = 32
34h	0000h	8K bytes, Z = 32

Table 4. Common Flash Interface Definition for 64-Mbit Device (Continued)

Address	64-Mbit Device	Comments
	,	VENDOR SPECIFIC EXTENDED QUERY
41h	0050h	"P"
42h	0052h	"R"
43h	0049h	"["
44h	0031h	Major version number, ASCII
45h	0030h	Minor version number, ASCII
46h	008Fh	Bit 0 – chip erase supported, 0 – no, 1 – yes  Bit 1 – erase suspend supported, 0 – no, 1 – yes  Bit 2 – program suspend supported, 0 – no, 1 – yes  Bit 3 – simultaneous operations supported, 0 – no, 1 – yes  Bit 4 – burst mode read supported, 0 – no, 1 – yes  Bit 5 – page mode read supported, 0 – no, 1 – yes  Bit 6 – queued erase supported, 0 – no, 1 – yes  Bit 7 – protection bits supported, 0 – no, 1 – yes
47h	0000h Top Boot or 0001h Bottom Boot	Bit 0 – top ("0") or bottom ("1") boot block device Undefined bits are "0"
48h	0000h	Bit 0 – 4 word linear burst with wrap around, 0 – no, 1 – yes Bit 1 – 8 word linear burst with wrap around, 0 – no, 1 – yes Bit 2 – continuos burst, 0 – no, 1 – yes Undefined bits are "0"
49h	0000h	Bit 0 – 4 word page, 0 – no, 1 – yes Bit 1 – 8 word page, 0 – no, 1 – yes Undefined bits are "0"
4Ah	0080h	Location of protection register lock byte, the section's first byte
4Bh	0003h	# of bytes in the factory prog section of prot register – 2*n
4Ch	0003h	# of bytes in the user prog section of prot register – 2*n





# 16-Mbit PSRAM Description

The device is a 16-Mbit 1T/1C PSRAM featured by high-speed operation and super low power consumption. The 16-Mbit device adopts one transistor memory cell and is organized as 1,048,576 words by 16 bits. It operates in the extended range of temperatures and supports a wide operating voltage range. The device also supports the deep power-down mode for a super low standby current.


#### **Features**

- CMOS Process Technology
- 1M x 16-bit Organization
- TTL Compatible and Tri-state Outputs
- Deep Power-down: Memory Cell Data Hold Invalid
- Data Mask Function by LB, UB

	Voltage		Power Dissipation (Max)			Speed	Temp.
Product	[V]	Mode	(I <sub>SB1</sub> )	(I <sub>DPD</sub> )	(I <sub>CC2</sub> )	t <sub>RC</sub> [ns]	[°C]
16-Mbit PSRAM	2.7 ~ 3.1	CS1 with UB, LB:t <sub>OE</sub> <sup>(1)</sup>	85 μΑ	10 μΑ	25 mA	70	-30 ~ 85

Note: 1.  $t_{OE} - \overline{UB}$ ,  $\overline{LB} = High:Output Disable$ .

## **Block Diagram**



# **Absolute Maximum Ratings**(1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub> , V <sub>OUT</sub>	Input/Output Voltage	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>cc</sub>	Power Supply	-0.5 to 3.6	V
T <sub>A</sub>	Ambient Temperature	-30 to 85	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>SOLDER</sub>	Ball Soldering Temperature and Time	260•10	°C•sec

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

#### **Truth Table**

							I/O Pin		
CS1	CS2	PSWE	PSOE	<b>LB</b> <sup>(2)</sup>	ŪB	Mode	I/O1 ~ I/O8	I/O9 ~ I/O16	Power
H <sup>(1)</sup>	Н	Х	Х	Х	Х	Deselected	High-Z	High-Z	Standby
X <sup>(1)</sup>	L	X	Х	Χ	X	Deselected	High-Z	High-Z	Deep Power-down
L <sup>(1)</sup>	Н	Х	Х	Н	Н	Output Disabled	High-Z	High-Z	Active
L	Н	Н	Н	X	Х	Output Disabled	High-Z	High-Z	Active
L	Н	Н	L	L	Н	Lower Byte Read	D <sub>OUT</sub>	High-Z	Active
L	Н	Н	L	Н	L	Upper Byte Read	High-Z	D <sub>OUT</sub>	Active
L	Н	Н	L	L	L	Word Read	D <sub>OUT</sub>	D <sub>OUT</sub>	Active
L	Н	L	X	L	Н	Lower Byte Write	D <sub>IN</sub>	High-Z	Active
L	Н	L	Х	Н	L	Upper Byte Write	High-Z	D <sub>IN</sub>	Active
L	Н	L	Х	L	L	Word Write	D <sub>IN</sub>	D <sub>IN</sub>	Active

Notes: 1.  $\underline{H} = \underline{V}_{IH}$ ,  $L = V_{IL}$ ,  $X = Don't Care (V_{IL} or V_{IH})$ .

2. UB, LB (Upper, Lower Byte Enable). These active LOW inputs allow individual bytes to be written or read. When LB is LOW, data is written or read to the lower byte, I/O1 - I/O8. When UB is LOW, data is written or read to the upper byte, I/O9 - I/O116.

# **Recommended DC Operating Condition**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	2.7	2.9	3.1	V
GND	Ground	0		0	V
V <sub>IH</sub>	Input High Voltage	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage	-0.3 <sup>(1)</sup>		0.6	V

Note: 1.  $V_{\parallel} = -1.5V$  for pulse width less than 10 ns. Undershoot is sampled, not 100% tested.





## **DC Electrical Characteristics**

 $V_{CC}$  = 2.7V - 3.1V,  $T_A$  = -30°C to 85°C (I)

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	-1	1	μΑ
I <sub>LO</sub>	Output Leakage Current	$\begin{aligned} & \frac{\text{GND}}{\text{CS1}} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ & \overline{\text{CS1}} = \text{V}_{\text{IH}}, \text{CS2} = \text{V}_{\text{IH}}, \\ & \overline{\text{PSOE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{PSWE}} = \text{V}_{\text{IL}} \end{aligned}$	-1	1	μА
I <sub>CC</sub>	Operating Power Supply Current	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}}, \\ \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{ or V}_{\text{IL}}, \text{I}_{\text{I/O}} = \text{0 mA}$		3	mA
I <sub>CC1</sub>	Average Operating Current	$\overline{\text{CS1}} \leq 0.2 \text{V}, \ \text{CS2} \geq \text{V}_{\text{CC}} \text{- } 0.2 \text{V}$ $\text{V}_{\text{IN}} \leq 0.2 \text{V or V}_{\text{IN}} \geq \text{V}_{\text{CC}} \text{- } 0.2 \text{V},$ Cycle Time = 1 $\mu \text{s}$ 100% Duty, $\text{I}_{\text{I/O}} = 0 \text{ mA}$		5	mA
I <sub>CC2</sub>		$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{ CS2} = \text{V}_{\text{IH}}, \\ \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{ or V}_{\text{IL}}, \text{ Cycle Time} = \text{Min} \\ 100\% \text{ Duty, I}_{\text{I/O}} = 0 \text{ mA}$		25	mA
I <sub>SB</sub>	TTL Standby Current	$\overline{\frac{\text{CS1, CS2}}{\text{UB, LB}}} = \text{V}_{\text{IH}} \text{ or }$		0.5	mA
I <sub>SB1</sub>	Standby Current (CMOS Input)	<del>CS1</del> , CS2 ≥ V <sub>CC</sub> - 0.2V or		85	μA
I <sub>DPD</sub>	Deep Power-down Current	CS2 ≤ GND +0.2V		10	μΑ
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 0.5 mA		0.3	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.5 mA	V <sub>CC</sub> - 0.3		V

# Capacitance<sup>(1)</sup>

 $(Temp = 25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter	Condition	Max	Unit
C <sub>IN</sub>	Input Capacitance (Add, $\overline{CS1}$ , CS2, PSWE, PSOE, $\overline{UB}$ , LB)	$V_{IN} = 0V$	8	pF
C <sub>OUT</sub>	Output Capacitance (I/O)	$V_{I/O} = 0V$	10	pF

Note: 1. These parameters are sampled and not 100% tested.

## **AC Characteristics**

 $V_{CC}$  = 2.7V  $\sim$  3.1V,  $T_A$  = -30°C to 85°C (I), Unless Otherwise Specified

			70	ns	
#	Symbol	Parameter	Min	Max	Unit
Read Cycle			·		
1	t <sub>RC</sub>	Read Cycle Time	70		ns
2	t <sub>AA</sub>	Address Access Time		70	ns
3	t <sub>ACS</sub>	Chip Select Access Time		70	ns
4	t <sub>OE</sub>	Output Enable to Output Valid		20	ns
5	t <sub>BA</sub>	LB, UB Access Time		20	ns
6	t <sub>CLZ</sub>	Chip Select to Output in Low Z	10		ns
7	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5		ns
8	t <sub>BLZ</sub>	LB, UB Enable to Output in Low Z	10		ns
9	t <sub>CHZ</sub>	Chip Disable to Output in High Z	0	10	ns
10	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	10	ns
11	t <sub>BHZ</sub>	LB, UB Disable to Output in High Z	0	10	ns
12	t <sub>OH</sub>	Output Hold from Address Change	5		ns
Write Cycle					
13	t <sub>WC</sub>	Write Cycle Time	70		ns
14	t <sub>CW</sub>	Chip Selection to End of Write	60		ns
15	t <sub>AW</sub>	Address Valid to End of Write	60		ns
16	t <sub>BW</sub>	LB, UB Valid to End of Write	60		ns
17	t <sub>AS</sub>	Address Setup Time	0		ns
18	t <sub>WP</sub>	Write Pulse Width	50		ns
19	t <sub>WR</sub>	Write Recovery Time	0		ns
20	t <sub>WHZ</sub>	Write to Output in High Z	0	20	ns
21	t <sub>DW</sub>	Data to Write Time Overlap	30		ns
22	t <sub>DH</sub>	Data Hold from Write Time	0		ns
23	t <sub>ow</sub>	Output Active from End of Write	5		ns

#### **AC Test Conditions**


 $T_{A}$  = -30°C to 85°C (M), Unless Otherwise Specified

Parameter	Value
Input Pulse Level	0.4V to 2.2V
Input Rising and Fall Time	5 ns
Input and Output Timing Reference Level	0.5 * V <sub>CC</sub>
Output Load	(See AC Test Loads Figure on page 30)





#### **AC Test Loads**



Note: Including jig and scope capacitance.

## **Power-up Sequence**

- 1. Supply power.
- 2. Maintain stable power for longer than 200 µs.


# Deep Power-down Entry Sequence

 Keep CS2 low state. Deep Power-down mode is maintained while CS2 is low state.

# Deep Power-down Exit Sequence

- 1. Keep CS2 high state.
- 2. Maintain stable power for longer than 200 µs.

## **State Diagram**




#### **Standby Mode Characteristics**

Mode	Memory Cell Data	Standby Current [µA]	Wait Time [µs]
Standby	Valid	85	0
Deep Power-down	Invalid	10	200


#### **Timing Diagrams**

#### **Power-up Sequence Timing**




Note: Power-up time is defined when CS2 is kept high before  $V_{CC}$  reaches specified minimum level. In case of CS2 is switched from low level to high level, after  $V_{CC}$  reached specified level, it is defined as the deep power-down exit.

#### **Deep Power-down Entry/Exit Sequence Timing**




Note: When switching CS2 from high level to low level, the device will be in the deep power-down. In this case, an internal refresh stops and the data might be lost.

#### **Standby Mode Characteristics Timing**




## **Deep Power-down Mode Characteristics Timing**







## Read Cycle 1<sup>(1),(4)</sup>



## Read Cycle 2, CS2 = $V_{IH}^{(1),(2),(4)}$




# Read Cycle 3, CS2 = $V_{IH}^{(1),(2),(4)}$




- Notes: 1. Read Cycle occurs whenever a high on the PSWE and PSOE is low, while UB and/or LB and CS1 and CS2 are in active status.
  - 2.  $\overline{\mathsf{PSOE}} = \mathsf{V}_{\mathsf{IL}}$ .
  - 3. The  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the high impedance state and  $t_{OLZ}$ ,  $t_{BLZ}$  and  $t_{CLZ}$ are defined as the time at which the outputs achieve the low impedance state. These are not referenced to output voltage levels.
  - 4. CS1 in high for the standby, low for active.

## Write Cycle 1 ( $\overline{\text{PSWE}}$ Controlled) $^{(1),(4),(5),(9),(10)}$



## Write Cycle 2 (CS1 Controlled)(1),(4),(5),(9),(10)




Notes:

- 1. A write occurs during the overlap of a low  $\overline{CS1}$ , a low  $\overline{PSWE}$ , and a low  $\overline{UB}$  or  $\overline{LB}$ .
- 2.  $t_{WR}$  is measured from the earlier of  $\overline{CS1}$  or  $\overline{PSWE}$  going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
- 4. If the  $\overline{\text{CS1}}$ ,  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  low transition occur simultaneously with the  $\overline{\text{PSWE}}$  low transition or after the  $\overline{\text{PSWE}}$  transition, outputs remain in a high impedance state.
- 5.  $\overline{\mathsf{PSOE}}$  is continuously low ( $\overline{\mathsf{PSOE}} = \mathsf{V}_{\mathsf{II}}$ ).
- 6. Q (data out) is the invalid data.
- 7. Q (data out) is the read data of the next address.
- 8. The t<sub>WHZ</sub> is defined as the time at which the outputs achieves the high impedance state. It is not referenced to output voltage levels.
- 9. CS1 in high for the standby, low for active.
- 10. Do not input data to the I/O pins while they are in the output state.





# Write Cycle 3 (LB, UB Controlled)




Notes: 1. The t<sub>BW</sub> is specified from the time satisfied both t<sub>AS</sub> and t<sub>WR</sub>.
 2. Although UB and LB are high state, it's illegal function to change address both CS and PSWE are in low state.


## **Avoid Timing**

The 16-Mbit PSRAM has a timing which is not supported at read operation. If your system has multiple invalid address signal shorter than  $t_{RC}$  during over 48  $\mu$ s at read operation which showed in abnormal timing, it needs a normal read timing at least during 48  $\mu$ s which showed in Avoidable Timing(1) or toggle the  $\overline{CS1}$  to high ( $\geq$   $t_{RC}$ ) one time at least which showed in Avoidable Timing(2)


#### **Abnormal Timing**



## **Avoidable Timing (1)**



#### **Avoidable Timing (2)**






# **Ordering Information**

t <sub>ACC</sub> (ns)	Ordering Code	Flash Boot Block	PSRAM	Package	Operation Range
70	AT52BC6402A-70CI	Bottom	1M x 16	66C6	Industrial (-40° to 85°C)
	AT52BC6402AT-70CI	Тор	1M x 16	66C6	Industrial (-40° to 85°C)
95	AT52BC6402A-85CI	Bottom	1M x 16	66C6	Industrial (-40° to 85°C)
85	AT52BC6402AT-85CI	Тор	1M x 16	66C6	Industrial (-40° to 85°C)

Package Type	
66C6	66-ball, Plastic Chip-size Ball Grid Array Package (CBGA)

# **Packaging Information**

#### 66C6 - CBGA



08/27/03







#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, are registered trademarks, and Everywhere You Are<sup>SM</sup> are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

