Features

- Incorporates the ARM7TDMI[®] ARM[®] Thumb[®] Processor
 - High-performance 32-bit RISC Architecture
 - High-density 16-bit Instruction Set
 - Leader in MIPS/Watt
 - Embedded ICE In-circuit Emulation, Debug Communication Channel Support
- 64 Kbytes of Internal High-speed Flash, Organized in 512 Pages of 128 Bytes
 - Single Cycle Access at Up to 30 MHz in Worst Case Conditions, Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
 - Page Programming Time: 4 ms, Including Page Auto-erase, Full Erase Time: 10 ms
 - 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities,
 - Flash Security Bit
 - Fast Flash Programming Interface for High Volume Production
- 16 Kbytes of Internal High-speed SRAM, Single-cycle Access at Maximum Speed Memory Controller (MC)
- Embedded Flash Controller, Abort Status and Misalignment Detection
- Reset Controller (RSTC)
 - Based on Power-on Reset and Low-power Factory-calibrated Brown-out Detector
 - Provides External Reset Signal Shaping and Reset Source Status
- Clock Generator (CKGR)
- Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL
- Power Management Controller (PMC)
 - Software Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz) and Idle Mode
 - Three Programmable External Clock Signals
- Advanced Interrupt Controller (AIC)
 - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
 - Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt
- Protected Debug Unit (DBGU)
 - 2-wire UART and Support for Debug Communication Channel interrupt,
 - **Programmable ICE Access Prevention**
- Periodic Interval Timer (PIT)
 - 20-bit Programmable Counter plus 12-bit Interval Counter
- Windowed Watchdog (WDT)
 - 12-bit key-protected Programmable Counter
 - Provides Reset or Interrupt Signals to the System
 - Counter May Be Stopped While the Processor is in Debug State or in Idle Mode
- Real-time Timer (RTT)
 - 32-bit Free-running Counter with Alarm
 - Runs Off the Internal RC Oscillator
- One Parallel Input/Output Controller (PIOA)
 - Thirty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
 - Input Change Interrupt Capability on Each I/O Line
 - Individually Programmable Open-drain, Pull-up resistor and Synchronous Output
- Eleven Peripheral Data Controller (PDC) Channels
- One USB 2.0 Full Speed (12 Mbits per second) Device Port
- On-chip Transceiver, 328-byte Configurable Integrated FIFOs
- One Synchronous Serial Controller (SSC)
 - Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
 - I²S Analog Interface Support, Time Division Multiplex Support
 - High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
- Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)
 - Individual Baud Rate Generator, IrDA Infrared Modulation/Demodulation
 - Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
 - Full Modem Line Support on USART1
- One Master/Slave Serial Peripheral Interface (SPI)

- 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects





is available on our Web site at www.atmel.com.



AT91 ARM[®] Thumb[®]-based Microcontrollers

AT91SAM7S64

Summary **Preliminary**



- One Three-channel 16-bit Timer/Counter (TC)
 - Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
 - Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
- One Four-channel 16-bit PWM Controller (PWMC)
- One Two-wire Interface (TWI)
 - Master Mode Support Only, All Two-wire Atmel EEPROMs Supported
- One 8-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os
- IEEE 1149.1 JTAG Boundary Scan on All Digital Pins
- 5V-tolerant I/Os, including Four High-current Drive I/O lines, Up to 16 mA Each
- Power Supplies
 - Embedded 1.8V Regulator, Drawing up to 100 mA for the Core and External Components
 - 1.8V or 3.3V VDDIO I/O Lines Power Supply, Independent 3.3V VDDFLASH Flash Power Supply
 - 1.8V VDDCORE Core Power Supply with Brown-out Detector
 - 3.3V VDDANA Analog Voltage Supply
- Fully Static Operation: Up to 55 MHz at 1.65V and 85°C Worst Case Conditions
- Available in a 64-lead TQFP Package

Description


Atmel's AT91SAM7S64 is a member of a series of low pincount Flash microcontrollers based on the 32-bit ARM RISC processor. It features a 64 Kbyte high-speed Flash and a 16 Kbyte SRAM, a large set of peripherals, including a USB 2.0 device, and a complete set of system functions minimizing the number of external components. The device is an ideal migration path for 8-bit microcontroller users looking for additional performance and extended memory.


The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via a parallel interface on a production programmer prior to mounting. Built-in lock bits and a security bit protect the firmware from accidental overwrite and preserves its confidentiality.

The AT91SAM7S64 system controller includes a reset controller capable of managing the power-on sequence of the microcontroller and the complete system. Correct device operation can be monitored by a built-in brown-out detector and a watchdog running off an integrated RC oscillator.

The AT91SAM7S64 is a general-purpose microcontroller. Its integrated USB Device port makes it an ideal device for peripheral applications requiring connectivity to a PC or cellular phone. Its aggressive price point and high level of integration pushes its scope of use far into the cost-sensitive, high-volume consumer market.

Block Diagram









Signal Description

Table 1. Signal Description List

Signal Name	Function	Туре	Active Level	Comments		
	Power					
VDDIN	Voltage Regulator Power Supply Input	Power		2.7V to 3.6V		
VDDOUT	Voltage Regulator Output	Power		1.85V nominal		
VDDFLASH	Flash Power Supply	Power		3V to 3.6V		
VDDIO	I/O Lines Power Supply	Power		1.65V to 3.6V (3.0V to 3.6V for USB operations).		
VDDCORE	Core Power Supply	Power		1.65V to 1.95V		
VDDPLL	Backup I/O Lines Power Supply	Power		1.65V to 1.95V		
VDDANA	Analog Power Supply	Power		3V to 3.6V		
GND	Ground	Ground				
	Clocks, Oscillato	ors and PLLs				
XIN	Main Oscillator Input	Input				
XOUT	Main Oscillator Output	Output				
PLLRC	PLL Filter	Input				
PCK0 - PCK2	Programmable Clock Output	Output				
	ICE and a	JTAG				
тск	Test Clock	Input		No pull-up resistor		
TDI	Test Data In	Input		No pull-up resistor		
TDO	Test Data Out	Output				
TMS	Test Mode Select	Input		No pull-up resistor		
JTAGSEL	JTAG Selection	Input		Pull-down resistor		
	Flash Me	mory				
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	Pull-down resistor		
	Reset/T	est				
NRST	Microcontroller Reset	I/O	Low	Pull-Up resistor		
TST	Test Mode Select	Input		Pull-down resistor		
	Debug	Unit				
DRXD	Debug Receive Data	Input				
DTXD	Debug Transmit Data	Output				
	AIC					
IRQ0 - IRQ1	External Interrupt Inputs	Input				
FIQ	Fast Interrupt Input	Input				

Table 1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Comments
	P	10		
PA0 - PA31	Parallel IO Controller A	I/O		Pulled-up input at reset
	USB De	vice Port	ļ.	
DDM	USB Device Port Data -	Analog		
DDP	USB Device Port Data +	Analog		
	US	ART	<u>.</u>	
SCK0 - SCK1	Serial Clock	I/O		
TXD0 - TXD1	Transmit Data	I/O		
RXD0 - RXD1	Receive Data	Input		
RTS0 - RTS1	Request To Send	Output		
CTS0 - CTS1	Clear To Send	Input		
DCD1	Data Carrier Detect	Input		
DTR1	Data Terminal Ready	Output		
DSR1	Data Set Ready	Input		
RI1	Ring Indicator	Input		
	Synchronous	Serial Controller		
TD	Transmit Data	Output		
RD	Receive Data	Input		
TK Transmit Clock		I/O		
RK	Receive Clock	I/O		
TF	TF Transmit Frame Sync I/O			
RF	Receive Frame Sync	I/O		
	Timer/	Counter		
TCLK0 - TCLK2	External Clock Inputs	Input		
TIOA0 - TIOA2	I/O Line A	I/O		
TIOB0 - TIOB2	I/O Line B	I/O		
	PWM C	ontroller		
PWM0 - PWM3	PWM Channels	Output		
	s	PI		
MISO	Master In Slave Out	I/O		
MOSI	Master Out Slave In	I/O		
SPCK	SPI Serial Clock	I/O		
NPCS0	SPI Peripheral Chip Select 0	I/O	Low	
NPCS1-NPCS3	SPI Peripheral Chip Select 1 to 3	Output	Low	





Table 1. Signal Description List (Continued)


Signal Name	Function	Туре	Active Level	Comments
	Two-Wire Int	erface		·
TWD	Two-wire Serial Data	I/O		
TWCK	Two-wire Serial Clock	I/O		
	Analog-to-Digital	Converter		
AD0-AD3	Analog Inputs	Analog		Digital pulled-up inputs at reset
AD4-AD7	Analog Inputs	Analog		Analog Inputs
ADTRG	ADC Trigger	Input		
	Fast Flash Program	ning Interfac	e	
PGMEN0-PGMEN1	Programming Enabling	Input		
PGMM0-PGMM3	Programming Mode	Input		
PGMD0-PGMD15	Programming Data	I/O		
PGMRDY	Programming Ready	Output	High	
PGMNVALID	Data Direction	Output	Low	
PGMNOE	Programming Read	Input	Low	
PGMCK	Programming Clock	Input		
PGMNCMD	Programming Command	Input	Low	

Package and Pinout

The AT91SAM7S64 is available in a 64-lead TQFP package.

64-lead TQFP Mechanical Overview Figure 2 shows the orientation of the 64-lead TQFP package. A detailed mechanical description is given in the section Mechanical Characteristics of the full datasheet.

Figure 2. 64-lead TQFP Package Pinout (Top View)



Pinout

Table 2. AT91SAM7S64 Pinout in 64-lead TQFP Package

1	VDDANA	17	GND
2	GND	18	VDDIO
3	AD4	19	PA16/PGMD4
4	AD5	20	PA15/PGM3
5	AD6	21	PA14/PGMD2
6	AD7	22	PA13/PGMD1
7	VDDIN	23	PA24/PGMD12
8	VDDOUT	24	VDDCORE
9	PA17/PGMD5/AD0	25	PA25/PGMD13
10	PA18/PGMD6/AD1	26	PA26/PGMD14
11	PA21/PGMD9	27	PA12/PGMD0
12	VDDCORE	28	PA11/PGMM3
13	PA19/PGMD7/AD2	29	PA10/PGMM2
14	PA22/PGMD10	30	PA9/PGMM1
15	PA23/PGMD11	31	PA8/PGMM0
16	PA20/PGMD8/AD3	32	PA7/PGMNVALID

33	TDI
34	PA6/PGMNOE
35	PA5/PGMRDY
36	PA4/PGMNCMD
37	PA27/PGMD15
38	PA28
39	NRST
40	TST
41	PA29
42	PA30
43	PA3
44	PA2
45	VDDIO
46	GND
47	PA1/PGMEN1
48	PA0/PGMEN0

49	TDO
50	JTAGSEL
51	TMS
52	PA31
53	ТСК
54	VDDCORE
55	ERASE
56	DDM
57	DDP
58	VDDIO
59	VDDFLASH
60	GND
61	XOUT
62	XIN/PGMCK
63	PLLRC
64	VDDPLL



AIMEL

Power Considerations


Power Supplies	 The AT91SAM7S64 has seven types of power supply pins and integrates a voltage regulator, allowing the device to be supplied with only one voltage. The seven power supply pin types are: VDDIN pin. It powers the voltage regulator; voltage ranges from 2.7V to 3.6V, 3.3V nominal. If the voltage regulator is not used, VDDIN should be connected to GND. VDDOUT pin. It is the output of the 1.8V voltage regulator. VDDIO pin. It powers the I/O lines and the USB transceivers; dual voltage range is supported. Ranges from 3.0V to 3.6V, 3.3V nominal or 1.65V to 1.95V, 1.85V nominal. Note that supplying less than 3.0V to VDDIO prevents any use of the USB transceivers. VDDFLASH pin. It powers a part of the Flash and is required for the Flash to operate correctly; voltage ranges from 3.0V to 3.6V, 3.3V nominal. VDDCORE pins. They power the logic of the device; voltage ranges from 1.65V to 1.95V, 1.8V typical. It can be connected to the VDDOUT pin with decoupling capacitor. VDDCORE is required for the device, including its embedded Flash, to operate correctly. VDDPLL pin. It powers the ADC; ranges from 3.0V to 3.6V, 3.3V nominal. No separate ground pins are provided for the different power supplies. Only GND pins are provided and should be connected as shortly as possible to the system ground plane.
Power Consumption	The AT91SAM7S64 has a static current of less than 60 μ A on VDDCORE at 25°C, including the RC oscillator, the voltage regulator and the power-on reset when the brown-out detector is deactivated. Activating the brown-out detector adds 20 μ A static current.
	The dynamic power consumption on VDDCORE is less than 50 mA at full speed when running out of the Flash. Under the same conditions, the power consumption on VDDFLASH does not exceed 10 mA.
Voltage Regulator	The AT91SAM7S64 embeds a voltage regulator that is managed by the System Controller.
	In Normal Mode, the voltage regulator consumes less than 100 μA static current and draws 100 mA of output current.
	The voltage regulator also has a Low-power Mode. In this mode, it consumes less than 20 μA static current and draws 1 mA of output current.
	Adequate output supply decoupling is mandatory for VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel: one external 470 pF (or 1 nF) NPO capacitor must be connected between VDDOUT and GND as close to the chip as possible. One external 2.2 μ F (or 3.3 μ F) X7R capacitor must be connected between VDDOUT and GND.
	Adequate input supply decoupling is mandatory for VDDIN in order to improve startup stability and reduce source voltage drop. The input decoupling capacitor should be placed close to the chip. For example, two capacitors can be used in parallel: 100 nF NPO and 4.7 μ F X7R.

Typical Powering Schematics

3.3V Single Supply

In 3.3V single supply mode, the internal regulator is used and its output feeds VDDCORE and the VDDPLL. Most of the system is powered with 3.3V and the USB can be used. Figure 3 shows the power schematics to be used for USB bus-powered systems.






1.8V Single Supply with External DC/DC Converter

In order to achieve very low power modes requiring full 1.8V supply, the internal voltage regulator is not used and an additional DC/DC converter is implemented to supply VDDFLASH and VDDANA to the ADC. Note that the external 3.3V DC/DC converter is very low power as it only steps up the voltage, drawing less than 10 mA. The external converter can be disabled to save power (standby mode), however, in this case, the Flash cannot be read and the software has to jump in SRAM before entering this mode. This power configuration does not support operation of the USB. See Figure 4.

Figure 4. 1.8V System Power Supply Schematic





AIMEL

I/O Lines Considerations

JTAG Port Pins	TMS, TDI and TCK are 5V-tolerant Schmitt trigger inputs. TMS, TDI and TCK do not integrate a pull-up resistor.
	TDO is an output, driven at up to VDDIO, and has no pull-up resistor.
	The pin JTAGSEL is used to select the JTAG boundary scan when asserted at a high level. The pin JTAGSEL integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.
Test Pin	The pin TST is used for manufacturing test or fast programming mode of the AT91SAM7S64 when asserted high. The pin TST integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.
	To enter fast programming mode, the pin TST and the pin PA0 should be both tied high.
	Driving the pin TST at a high level while PA0 is driven at 0 leads to unpredictable results.
Reset Pin	The pin NRST is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. There is no constraint on the length of the reset pulse, and the reset controller can guarantee a minimum pulse length. This allows connection of a simple push-button on the pin NRST as system user reset, and the use of the signal NRST to reset all the components of the system.
	The pin NRST integrates a permanent pull-up resistor of 100 k Ω minimum to VDDIO.
ERASE Pin	The pin ERASE is used to re-initialize the Flash content and some of its NVM bits. It integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.
PIO Controller A Lines	All the I/O lines PA0 to PA31 are 5V-tolerant and all integrate a programmable pull-up resistor of 100 k Ω minimum to VDDIO. Programming of this pull-up resistor is performed independently for each I/O line through the PIO controllers.
	5V-tolerant means that the I/O lines can drive voltage level according to VDDIO, but can be driven with a voltage of up to 5.5V. However, driving an I/O line with a voltage over VDDIO while the programmable pull-up resistor is enabled can lead to unpredictable results. Care should be taken, in particular at reset, as all the I/O lines default to input with pull-up resistor enabled at reset.
I/O Line Drive Levels	The PIO lines PA0 to PA3 are high-drive current capable. Each of these I/O lines can drive up to 16 mA permanently.
	The remaining I/O lines (PA4 to PA31) can draw only 4 mA.
	However, the total current drawn by all the I/O lines cannot exceed 150 mA.

Processor and Architecture

ARM7TDMI Processor	 RISC processor based on ARMv4T Von Neumann architecture Runs at up to 55 MHz, providing 0.9 MIPS/MHz Two instruction sets
	 ARM[®] high-performance 32-bit instruction set
	 Thumb[®] high code density 16-bit instruction set
	Three-stage pipeline architecture
	 Instruction Fetch (F)
	 Instruction Decode (D)
	– Execute (E)
Debug and Test Features	Integrated embedded in-circuit emulator
	 Two watchpoint units
	 Test access port accessible through a JTAG protocol
	 Debug communication channel
	Debug Unit
	– Two-pin UART
	 Debug communication channel interrupt handling
	 Chip ID Register
	IEEE1149.1 JTAG Boundary-scan on all digital pins
Memory Controller	Bus Arbiter
	 Handles requests from the ARM7TDMI and the Peripheral Data Controller
	Address decoder provides selection signals for
	 Three internal 1 Mbyte memory areas
	 One 256 Mbyte embedded peripheral area
	Abort Status Registers
	 Source, Type and all parameters of the access leading to an abort are saved
	 Facilitates debug by detection of bad pointers
	Misalignment Detector
	 Alignment checking of all data accesses
	 Abort generation in case of misalignment
	Remap Command
	 Remaps the SRAM in place of the embedded non-volatile memory
	 Remaps the SRAM in place of the embedded non-volatile memory
	 Remaps the SRAM in place of the embedded non-volatile memory Allows handling of dynamic exception vectors

- Prefetch buffer, bufferizing and anticipating the 16-bit requests, reducing the required wait states
- Key-protected program, erase and lock/unlock sequencer
- Single command for erasing, programming and locking operations
- Interrupt generation in case of forbidden operation



<u>AIMEL</u>

Peripheral Data Controller

- Handles data transfer between peripherals and memories
- Eleven channels
 - Two for each USART
 - Two for the Debug Unit
 - Two for the Serial Synchronous Controller
 - Two for the Serial Peripheral Interface
 - One for the Analog-to-digital Converter
- Low bus arbitration overhead
 - One Master Clock cycle needed for a transfer from memory to peripheral
 - Two Master Clock cycles needed for a transfer from peripheral to memory
- Next Pointer management for reducing interrupt latency requirements

Memory

64 Kbytes of Flash Memory

- 512 pages of 128 bytes
- Fast access time, 30 MHz single-cycle access in Worst Case conditions
- Page programming time: 4 ms, including page auto-erase
- Page programming without auto-erase: 2 ms
- Full chip erase time: 10 ms
- 10,000 write cycles, 10-year data retention capability
- 16 lock bits, each protecting 16 sectors of 32 pages
- Protection Mode to secure contents of the Flash
- 16 Kbytes of Fast SRAM
 - Single-cycle access at full speed

Memory Mapping

Internal SRAM

The AT91SAM7S64 embeds a high-speed 16-Kbyte SRAM bank. After reset and until the Remap Command is performed, the SRAM is only accessible at address 0x0020 0000. After Remap, the SRAM also becomes available at address 0x0.

Internal Flash The AT91SAM7S64 features one bank of 64 Kbytes of Flash. At any time, the Flash is mapped to address 0x0010 0000. It is also accessible at address 0x0 after the reset and before the Remap Command.

Figure 5. Internal Memory Mapping

	0x0000 0000 0x000F FFFF	Flash Before Remap SRAM After Remap	1 M Bytes
	0x0010 0000 0x001F FFFF 0x0020 0000	Internal Flash	1 M Bytes
256M Bytes	0x002F FFFF	Internal SRAM	1 M Bytes
	0x0030 0000	Undefined Areas (Abort)	253 M Bytes



Embedded Flash

Flash Organization	The Flash of the AT91SAM7S64 is organized in 512 pages of 128 bytes. It reads as 16384 32-bit words.			
	The Flash contains a 128-byte write buffer, accessible through a 32-bit interface.			
Embedded Flash Controller	The Embedded Flash Controller interfaces with the Flash on the ASB bus. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped within the Memory Controller on the APB. The User Interface allows:			
	 programming of the access parameters of the Flash (number of wait states, timings, etc.) 			
	 starting commands like full erase, page erase, page program, NVM bit set, NVM bit clear, etc. 			
	getting the end status of the last command			
	getting error status			
	 programming interrupts on the end of the last commands or on errors 			
	The Embedded Flash Controller also has a dual 32-bit Prefetch Buffer that optimizes 16- bit access to the Flash. This is particularly efficient when the processor is running in Thumb mode.			
Lock Regions	The Embedded Flash Controller also manages lock regions, which are associated with NVM bits in the Flash.			
	The AT91SAM7S64 contains 16 lock regions and each lock region contains 32 pages of 128 bytes. Each lock region has a size of 4 Kbytes.			
Preventing Code Corruption	The Flash has two inputs that prevent code corruption during power changes.			
	The first input (poe) is connected to the power-on reset cell output. When low, this input disables the charge pump and thus prevents any alteration of the Flash during power-up or power-down sequences. A rising level on this input also starts the storage of the NVM bits in latches, so that the NVM bits are not consuming power continuously.			
	The second input (wrdis) simply disables the charge pump. See Figure 6 for wrdis and poe signals.			
	The behavior of the logic inside the Flash, which prevents the alteration of its content, is guaranteed at very low voltage (down to 1.2V).			
NVM Bits	The Flash contains independent NVM bits that have several purposes:			
	• Sixteen NVM bits are used as lock bits and are managed by the Embedded Flash Controller to prevent erasing or programming parts of the Flash, named lock regions. These bits are software programmable, either locked (set to low value) or unlocked (set to high value) through the Embedded Flash Controller User Interface. Asserting the ERASE pin unlocks the NVM bits, thus unlocking the entire Flash.			
	 One NVM bit is used as a security bit. It can only be activated (set to low value) through the Embedded Flash Controller User Interface. It is used to implement the Security Bit feature described below, and activating it prevents Flash visibility as it prevents access to the ICE interface and disables the Fast Flash Programming Interface. By asserting the ERASE pin, the NVM security bit is deactivated (set to high value). 			
	 One NVM bit is used as brown-out detector enable bit. By programming this bit through the Embedded Flash Controller Interface, the software can either enable 			


	(set to low value) or disable (set to high value) the brown-out detector. Asserting ERASE disables this NVM bit and thus disables the brown-out detector.
	• One NVM bit is used as a brown-out reset enable bit for the System Controller. The software can either enable (set to low value) or disable (set to high value) this feature. Asserting ERASE disables this NVM bit.
	• NVM bits are used to calibrate the brown-out detector and can only be configured at final test at factory. The ERASE pin has no effect on these NVM bits.
	All the NVM bits are read and latched at power-up, so that they do not consume during device operation. Reading the memory is forbidden while writing or erasing the NVM bits.
Security Bit Feature	The AT91SAM7S64 features a security bit. This feature is based on the security NVM bit. See "NVM Bits" on page 14. This bit can only be enabled (set to low value) through the Embedded Flash Controller User Interface. When enabled, this bit prevents any access to the Flash, either through the JTAG ICE interface or through the Fast Flash Programming Interface. This ensures the confidentiality of the code programmed in the Flash. JTAG ICE debugging capabilities are disabled when the security bit is enabled.
	The security NVM bit can only be disabled (set to high value) by asserting the pin ERASE. By asserting this pin at a high level, the user triggers a full erase of the Flash followed by the disabling of the security NVM bit. This re-enables all the possible accesses to the Flash, so that it can be reprogrammed with a new version of the software.
	Asserting the ERASE pin also affects the other NVM bits, which are set to high by default. However, the NVM calibration bits are not affected.
	It is important to note that the assertion of the ERASE pin should always be longer than 50 ms. As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal operation.
Fast Flash Programming Interface	 Parallel and serial interfaces allowing gang-programming with market-standard industrial programmer
	 Supports read, page program, page erase, full erase, lock, unlock and protect commands
	• Programming mode accessible via a combination of dedicated pins and the TST pin



System Controller

The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power, time, debug and reset.





System ControllerThe System CMappingspace, between

The System Controller peripherals are all mapped to the highest 4 Kbytes of address space, between addresses 0xFFFF F000 and 0xFFFF FFFF.

Figure 7 shows the mapping of the System Controller. Note that the Memory Controller configuration user interface is also mapped within this address space.

Figure 7. System Controller Mapping

Address	Peripheral	Peripheral Name	Size
0xFFFF F000			
	AIC	Advanced Interrupt Controller	512 Bytes/128 registers
0xFFFF F1FF 0xFFFF F200			
	DBGU	Debug Unit	512 Bytes/128 registers
	DBGO		512 Dytes/120 Tegisters
0xFFFF F3FF 0xFFFF F400			
0,11111400			
	PIOA	PIO Controller A	512 Bytes/128 registers
0xFFFF F5FF			
0xFFFF F600			
	Reserved	v {	
0xFFFF FBFF 0xFFFF FC00			
	PMC	Power Management Controller	256 Bytes/64 registers
0xFFFF FCFF 0xFFFF FD00	RSTC	Reset Controller	16 Bytes/4 registers
0xFFFF FD0F	Reserved		, ,
0xFFFF FD20 0xFFFF FC2F	RTT	Real-time Timer	16 Bytes/4 registers
0xFFFF FD30 0xFFFF FC3F	PIT	Periodic Interval Timer	16 Bytes/4 registers
0xFFFF FD40 0xFFFF FD4F	WDT	Watchdog Timer	16 Bytes/4 registers
	Reserved		
0xFFFF FD60 0xFFFF FC6F	VREG	Voltage Regulator Mode Controller	4 Bytes/1 register
0xFFFF FD70 0xFFFF FEFF	Reserved		
0xFFFF FF00			
	MC	Memory Controller	256 Bytes/64 registers
0xFFFF FFFF			




Reset Controller The Reset Controller is based on one power-on reset cell and one brown-out detector. It gives the status of the last reset, indicating whether it is a cold reset, a soft reset, a user reset, a watchdog reset or a brown-out reset. In addition, it controls the internal resets and the NRST pin output.

Brown-out Detector and Power-on Reset The AT91SAM7S64 embeds a brown-out detection circuit and a power-on reset cell. Both are supplied with and monitor VDDCORE. Both signals are provided to the Flash to prevent any code corruption during power-up or power-down sequences or if brownouts occur on the VDDCORE power supply.

Figure 8 shows connections between the brown-out detector, the power-on reset cell, the Flash block and the reset controller.

Figure 8. Connections between the Flash, the Brown-out Detector, the Power-on Reset Cell and the Reset Controller



The power-on reset cell has a limited-accuracy threshold at around 1.5V. Its output remains low during power-up until VDDCORE goes over this voltage level. This signal goes to the reset controller and allows a full re-initialization of the device. This signal also goes directly to the Flash so that erasing or programming commands are forbidden during power-up or power-down sequences.

The brown-out detector monitors the VDDCORE level during operation by comparing it to a fixed trigger level. It secures system operations in the most difficult environments and prevents code corruption in case of brown-out on the VDDCORE. It also prevents erasing or programming of the contents of the Flash as soon as VDDCORE is below its minimum value. Only VDDCORE is monitored, a voltage drop on VDDFLASH or any other power supply of the device cannot affect the Flash.

When the brown-out detector is enabled and VDDCORE decreases to a value below the trigger level (Vbot-, defined as Vbot - hyst/2), the brown-out output is immediately activated. When VDDCORE increases above the trigger level (Vbot+, defined as Vbot + hyst/2), the reset is released. The brown-out detector only detects a drop if the voltage on VDDCORE stays below the threshold voltage for longer than 100 ns.

The threshold voltage has a hysteresis of about 50 mV, to ensure spike free brown-out detection. The typical value of the brown-out detector threshold is 1.68V with an accuracy of +/-2% and is calibrated at factory.

The brown-out detector is low-power, as it consumes less than 20 μ A static current. However, it can be deactivated to minimize its static current. In this case, it consumes less than 1 μ A. The deactivation is configured through an NVM bit in the Flash. When disabled, the brown-out detector outputs a continuous inactive level.

The signal provided by the brown-out detector is also connected to the reset controller. The reset controller takes the signal into account only after the startup counter has finished. Within the reset controller, a brown-out can be configured to generate either a reset (default, factory-programmed) or an interrupt.


Clock Generator

The Clock Generator embeds one low-power RC Oscillator, one Main Oscillator and one PLL with the following characteristics:

- RC Oscillator ranges between 20 KHz and 40 KHz
- Main Oscillator frequency ranges between 3 and 20 MHz
- Main Oscillator can be bypassed
- PLL output ranges between 80 and 200 MHz

It provides SLCK, MAINCK and PLLCK.

Figure 9. Clock Generator Block Diagram





AMEL


Power Management Controller


The Power Management Controller uses the Clock Generator outputs to provide:

- the Processor Clock PCK
- the Master Clock MCK
- the USB Clock UDPCK
- all the peripheral clocks, independently controllable
- three programmable clock outputs

The Master Clock (MCK) is programmable from a few hundred Hz to the maximum operating frequency of the device.

The Processor Clock (PCK) switches off when entering processor idle mode, thus allowing reduced power consumption while waiting for an interrupt.





Advanced Interrupt Controller

- Controls the interrupt lines (nIRQ and nFIQ) of an ARM Processor
- Individually maskable and vectored interrupt sources
 - Source 0 is reserved for the Fast Interrupt Input (FIQ)
 - Source 1 is reserved for system peripherals (ST, PMC, DBGU, etc.)
 - Other sources control the peripheral interrupts or external interrupts
 - Programmable edge-triggered or level-sensitive internal sources
 - Programmable positive/negative edge-triggered or high/low level-sensitive external sources
- 8-level Priority Controller
 - Drives the normal interrupt of the processor
 - Handles priority of the interrupt sources
 - Higher priority interrupts can be served during service of lower priority interrupt

- Vectoring - Optimizes interrupt service routine branch and execution One 32-bit vector register per interrupt source _ Interrupt vector register reads the corresponding current interrupt vector Protect Mode Easy debugging by preventing automatic operations _ Fast Forcing - Permits redirecting any interrupt source on the fast interrupt **General Interrupt Mask** Provides processor synchronization on events without triggering an interrupt **Debug Unit** Comprises: One two-pin UART - One Interface for the Debug Communication Channel (DCC) support One set of Chip ID Registers Two-pin UART - Implemented features are compatible with the USART Programmable Baud Rate Generator Parity, Framing and Overrun Error - Automatic Echo, Local Loopback and Remote Loopback Channel Modes Debug Communication Channel Support - Offers visibility of COMMRX and COMMTX signals from the ARM Processor Chip ID Registers Identification of the device revision, sizes of the embedded memories, set of peripherals Chip ID is 0x27090540 (VERSION 0) Periodic Interval Timer 20-bit programmable counter plus 12-bit interval counter Watchdog Timer 12-bit key-protected Programmable Counter running on prescaled SCLK Provides reset or interrupt signals to the system Counter may be stopped while the processor is in debug state or in idle mode **Real-time Timer** 32-bit free-running counter with alarm running on prescaled SCLK **PIO Controller** One PIO Controller • PIO A handles 32 I/O lines _ Fully programmable through set/clear registers Multiplexing of two peripheral functions per I/O line For each I/O line (whether assigned to a peripheral or used as general-purpose I/O) Input change interrupt _
 - Half a clock period glitch filter
 - Multi-drive option enables driving in open drain
 - Programmable pull-up on each I/O line





- Pin data status register, supplies visibility of the level on the pin at any time

Synchronous output, provides Set and Clear of several I/O lines in a single write

Voltage Regulator Controller

٠

The aim of this controller is to select the Power Mode of the Voltage Regulator between Normal Mode (bit 0 is cleared) or Standby Mode (bit 0 is set).

Peripherals

Peripheral Mapping

Each peripheral is allocated 16 Kbytes of address space.

Figure 11. User Peripheral Mapping

			Peripheral Name	Size
0xF000 0000		٦		
0xFFF9 FFFF	Reserved	1		
0xFFFA 0000	TC0, TC1, TC2		Timer/Counter 0, 1 and 2	16 Kbytes
0xFFFA 3FFF 0xFFFA 4000				
	Reserved	Į		
0xFFFB 0000	UDP		USB Device Port	16 Kbytes
0xFFFB 3FFF 0xFFFB 4000				
0xFFFB 7FFF	Reserved	1		
0xFFFB 8000	TWI		Two-Wire Interface	16 Kbytes
0xFFFB BFFF 0xFFFB C000	Reserved			
0xFFFB FFFF	USART0	Ŧ	Universal Synchronous Asynchronous	16 Kbytes
0xFFFC 3FFF	USARTO		Receiver Transmitter 0	10 NDytes
0xFFFC 7FFF	USART1		Universal Synchronous Asynchronous Receiver Transmitter 1	16 Kbytes
0xFFFC 8000	Reserved	Ţ		
0xFFFC BFFF 0xFFFC C000	PWMC		PWM Controller	16 Kbytes
0xFFFC FFFF 0xFFFD 0000	FWWC			,
0xFFFD 3FFF	Reserved			
0xFFFD 4000	SSC		Serial Synchronous Controller	16 Kbytes
0xFFFD 7FFF 0xFFFD 8000	ADC		Analog-to-Digital Converter	16 Kbytes
0xFFFD BFFF 0xFFFD C000		-		
0xFFFD FFFF	Reserved	1		
0xFFFE 3FFF	SPI		Serial Peripheral Interface	16 Kbytes
0xFFFE 4000	Reserved			
0xFFFE FFFF		Ĵ		



Peripheral Multiplexing on PIO Lines

The AT91SAM7S64 features one PIO controller, PIOA, that multiplexes the I/O lines of the peripheral set.

PIO Controller A controls 32 lines. Each line can be assigned to one of two peripheral functions, A or B. Some of them can also be multiplexed with the analog inputs of the ADC Controller.

Table 3 on page 25 defines how the I/O lines of the peripherals A, B or the analog inputs are multiplexed on the PIO Controller A. The two columns "Function" and "Comments" have been inserted for the user's own comments; they may be used to track how pins are defined in an application.

Note that some peripheral functions that are output only may be duplicated in the table.

All pins reset in their Parallel I/O lines function are configured in input with the programmable pull-up enabled, so that the device is maintained in a static state as soon as a reset is detected.

PIO Controller A Multiplexing

Table 3. Multiplexing on PIO Controller A

PIO Controller A				Арр	lication Usage
I/O Line	Peripheral A	Peripheral B	Comments	Function	Comments
PA0	PWM0	TIOA0	High-Drive		
PA1	PWM1	TIOB0	High-Drive		
PA2	PWM2	SCK0	High-Drive		
PA3	TWD	NPCS3	High-Drive		
PA4	TWCK	TCLK0			
PA5	RXD0	NPCS3			
PA6	TXD0	PCK0			
PA7	RTS0	PWM3			
PA8	CTS0	ADTRG			
PA9	DRXD	NPCS1			
PA10	DTXD	NPCS2			
PA11	NPCS0	PWM0			
PA12	MISO	PWM1			
PA13	MOSI	PWM2			
PA14	SPCK	PWM3			
PA15	TF	TIOA1			
PA16	ТК	TIOB1			
PA17	TD	PCK1	AD0		
PA18	RD	PCK2	AD1		
PA19	RK	FIQ	AD2		
PA20	RF	IRQ0	AD3		
PA21	RXD1	PCK1			
PA22	TXD1	NPCS3			
PA23	SCK1	PWM0			
PA24	RTS1	PWM1			
PA25	CTS1	PWM2			
PA26	DCD1	TIOA2			
PA27	DTR1	TIOB2			
PA28	DSR1	TCLK1			
PA29	RI1	TCLK2			
PA30	IRQ1	NPCS2			
PA31	NPCS1	PCK2			





peripheral clock with the Power Management Controller.

Peripheral Identifiers The AT91SAM7S64 embeds a wide range of peripherals. Table 4 defines the Peripheral Identifiers of the AT91SAM7S64. A peripheral identifier is required for the control of the peripheral interrupt with the Advanced Interrupt Controller and for the control of the

Peripheral ID	Peripheral Mnemonic	Peripheral Name	External
טו	winemonic	Name	Interrupt
0	AIC	Advanced Interrupt Controller	FIQ
1	SYSIRQ ⁽¹⁾	System Interrupt	
2	PIOA	Parallel I/O Controller A	
3	Reserved		
4	ADC ⁽¹⁾	Analog-to Digital Converter	
5	SPI	Serial Peripheral Interface	
6	US0	USART 0	
7	US1	USART 1	
8	SSC	Synchronous Serial Controller	
9	тwi	Two-wire Interface	
10	PWMC	PWM Controller	
11	UDP	USB Device Port	
12	TC0	Timer/Counter 0	
13	TC1	Timer/Counter 1	
14	TC2	Timer/Counter 2	
15 - 29	Reserved		
30	AIC	Advanced Interrupt Controller	IRQ0
31	AIC	Advanced Interrupt Controller	IRQ1

 Table 4.
 Peripheral Identifiers

Note: 1. Setting SYSIRQ and ADC bits in the clock set/clear registers of the PMC has no effect. The System Controller and ADC are continuously clocked.

Serial Peripheral Interface

- Supports communication with external serial devices
 - Four chip selects with external decoder allow communication with up to 15 peripherals
 - Serial memories, such as DataFlash® and 3-wire EEPROMs
 - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
 - External co-processors
- Master or slave serial peripheral bus interface
 - 8- to 16-bit programmable data length per chip select
 - Programmable phase and polarity per chip select
 - Programmable transfer delays between consecutive transfers and between clock and data per chip select
 - Programmable delay between consecutive transfers
 - Selectable mode fault detection
 - Maximum frequency at up to Master Clock

Two-wire Interface	 Master Mode only Compatibility with standard two-wire serial memories One, two or three bytes for slave address Sequential read/write operations
USART	 Programmable Baud Rate Generator 5- to 9-bit full-duplex synchronous or asynchronous serial communications 1, 1.5 or 2 stop bits in Asynchronous Mode 1 or 2 stop bits in Synchronous Mode Parity generation and error detection Framing error detection, overrun error detection MSB or LSB first Optional break generation and detection By 8 or by 16 over-sampling receiver frequency Hardware handshaking RTS - CTS Modem Signals Management DTR-DSR-DCD-RI on USART1 Receiver time-out and transmitter timeguard Multi-drop Mode with address generation and detection RS485 with driver control signal ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards NACK handling, error counter with repetition and iteration limit IrDA modulation and demodulation Communication at up to 115.2 Kbps Test Modes Remote Loopback, Local Loopback, Automatic Echo
Serial Synchronous Controller	 Provides serial synchronous communication links used in audio and telecom applications Contains an independent receiver and transmitter and a common clock divider Offers a configurable frame sync and data length Receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal
Timer Counter	 Three 16-bit Timer Counter Channels Three output compare or two input capture Wide range of functions including: Frequency measurement Event counting Interval measurement Pulse generation

- Delay timing
 - **Pulse Width Modulation**

- Up/down capabilities
- Each channel is user-configurable and contains:
- Three external clock inputs
- Five internal clock inputs, as defined in Table 5 _

Table 5. Timer Counter Clocks Assignment

TC Clock Input	Clock
TIMER_CLOCK1	MCK/2
TIMER_CLOCK2	MCK/8
TIMER_CLOCK3	MCK/32
TIMER_CLOCK4	MCK/128
TIMER_CLOCK5	MCK/1024

- Two multi-purpose input/output signals
- Two global registers that act on all three TC channels

PWM Controller

- Four channels, one 16-bit counter per channel
- Common clock generator, providing thirteen different clocks
 - One Modulo n counter providing eleven clocks
 - Two independent linear dividers working on modulo n counter outputs _
- Independent channel programming
 - _ Independent enable/disable commands
 - Independent clock selection _
 - Independent period and duty cycle, with double bufferization
 - Programmable selection of the output waveform polarity _
 - Programmable center or left aligned output waveform _

USB Device Port

- USB V2.0 full-speed compliant,12 Mbits per second.
 - Embedded USB V2.0 full-speed transceiver
 - Embedded 328-byte dual-port RAM for endpoints
 - Four endpoints
 - _ Endpoint 0: 8 bytes
 - Endpoint 1 and 2: 64 bytes ping-pong
 - Endpoint 3: 64 bytes
 - Ping-pong Mode (two memory banks) for bulk endpoints
 - Suspend/resume logic

Analog-to-digital

8-channel ADC

Converter

- 10-bit 100 Ksamples/sec. Successive Approximation Register ADC
- -2/+2 LSB Integral Non Linearity, -1/+2 LSB Differential Non Linearity
- Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
- Individual enable and disable of each channel
- Multiple trigger source
 - Hardware or software trigger

- External trigger pin

•

- Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
- Sleep Mode and conversion sequencer
 - Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels
- Four of eight analog inputs shared with digital signals





Ordering Information

Table 6. Ordering Information

Ordering Code	Package	Temperature Operating Range
AT91SAM7S64-AI	LQFP 64	Industrial (-40°C to 85°C)

Document Details

Title	AT91SAM7S64
Literature Number	6070S
Revision History	
Version A	Publication Date: 16-Jul-04





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature



Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel[®] and combinations thereof and DataFlash[®] are the registered trademarks of Atmel Corporation or its subsidiaries. ARM[®], Thumb[®], ARM7TDMI[®] and ARM Powered[®] are the registered trademarks of ARM, Ltd. Other terms and product names may be the trademarks of others.



Printed on recycled paper.