共应商 捷多邦,专业PCB打样工厂 Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered.



## CY54/74FCT245T

SCCS018 - May 1994 - Revised February 2000

## 8-Bit Transceiver

#### **Features**

- · Function, pinout, and drive compatible with FCT, and F logic
- FCT-D speed at 3.8 ns max. (Com'l), FCT-C speed at 4.1 ns max. (Com'l), FCT-A speed at 4.6 ns max. (Com'l)
- Reduced V<sub>OH</sub> (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- ESD > 2000V
- · Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Extended commercial range of -40°C to +85°C
- 64 mA (Com'l), 48 mA (Mil) Sink current Source current 32 mA (Com'l), 12 mA (Mil)

## **Functional Description**

The FCT245T contains eight non-inverting bidirectional buffers with three-state outputs and is intended for bus oriented applications. For the FCT245T, current sinking capability is 64 mA at the A and B ports.

The Transmit/Receiver (T/R) input determines the direction of data flow through bidirectional transceiver. Transmit (Active HIGH) enables data from A ports to B ports. The output enable (OE), when HIGH, disables both the A and B ports by putting them in a High Z condition.

The outputs are designed with a power-off disable feature to allow for live insertion of boards. WWW.DZSC.COM

#### **Pin Configurations** Logic Block Diagram OF DIP/SOIC/QSOP LCC Top View **Top View** Vcc A<sub>0</sub> ŌĒ 19 A<sub>1</sub> $\sqcap$ $B_0$ 18 6 5 4 A<sub>2</sub> [ $B_1$ 17 Ы GND 16 B<sub>2</sub> A<sub>3</sub> В ☐ B<sub>3</sub> 15 B<sub>6</sub> $V_{CC}$ $A_5$ B<sub>4</sub> 14 A<sub>6</sub> 13 Ь $B_5$ 1516 A<sub>7</sub> 🛮 9 Ь 12 B<sub>6</sub> В3 В2 В1 В2 GND [] 10 11 B<sub>7</sub>

### Function Table<sup>[1]</sup>

OE	T/R	Operation
	L	B Data to Bus A
L	Н	A Data to Bus B
Н	Х	High Z State

H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.

df.dzsc.com



## Maximum Ratings<sup>[2,3]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......-65°C to +135°C Supply Voltage to Ground Potential.....-0.5V to +7.0V DC Input Voltage .....-0.5V to +7.0V DC Output Voltage .....-0.5V to +7.0V DC Output Current (Maximum Sink Current/Pin)......120 mA

Power Dissipation	0.5W
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

## **Operating Range**

Range	Range	Ambient Temperature	v <sub>cc</sub>
Commercial	DT	0°C to +70°C	5V ± 5%
Commercial	T, AT, CT	-40°C to +85°C	5V ± 5%
Military <sup>[4]</sup>	All	–55°C to +125°C	5V ± 10%

## **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Condition	s	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA	Com'l	2.0			V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	Com'l	2.4	3.3		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-12 mA	Mil	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA	Com'l		0.3	0.55	V
		V <sub>CC</sub> =Min., I <sub>OL</sub> =48mA	Mil		0.3	0.55	V
V <sub>IH</sub>	Input HIGH Voltage			2.0			V
V <sub>IL</sub>	Input LOW Voltage					0.8	V
V <sub>H</sub>	Hysteresis <sup>[6]</sup>	All inputs			0.2		V
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA			-0.7	-1.2	V
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =V <sub>CC</sub>				5	μΑ
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =2.7V				±1	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =0.5V				±1	μΑ
Ios	Output Short Circuit Current <sup>[7]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.0V		-60	-120	-225	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> =4.5V				±1	μΑ

## Capacitance<sup>[6]</sup>

Parameter	Description	Typ. <sup>[5]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	5	10	pF
C <sub>OUT</sub>	Output Capacitance	9	12	pF

- Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.
- T<sub>A</sub> is the "instant on" case temperature.
- Typical values are at V<sub>CC</sub>=5.0V, T<sub>A</sub>=+25°C ambient. This parameter is specified but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.



## **Power Supply Characteristics**

Parameter	Description	Test Conditions	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max., V <sub>IN</sub> ≤0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> −0.2V	0.1	0.2	mA
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs HIGH)	V <sub>CC</sub> =Max., V <sub>IN</sub> =3.4V, <sup>[8]</sup> f <sub>1</sub> =0, Outputs Open	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[9]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, T/R or OE=GND and V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> −0.2V	0.06	0.12	mA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>[10]</sup>	V <sub>CC</sub> =Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =10 MHz, T/R or OE=GND and V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> −0.2V	0.7	1.4	mA
		$V_{CC}=$ Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=10$ MHz, $T/\overline{R}$ or $\overline{OE}=$ GND and $V_{IN}=3.4V$ or $V_{IN}=$ GND	1.2	3.4	mA
		$V_{CC}=$ Max., 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1=2.5$ MHz, $T/\overline{R}$ or $\overline{OE}=$ GND and $V_{IN}\le 0.2V$ or $V_{IN}\ge V_{CC}-0.2V$	1.3	2.6 <sup>[11]</sup>	mA
		$V_{CC}=$ Max., 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =2.5 MHz, T/ $\overline{R}$ or $\overline{OE}=$ GND and $V_{IN}=$ 3.4V or $V_{IN}=$ GND	3.3	10.6 <sup>[11]</sup>	mA

### Notes:

Notes:

8. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.

9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

10. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>
I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>)
I<sub>CC</sub> = Quiescent Current with CMOS input levels
ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)
D<sub>H</sub> = Duty Cycle for TTL inputs HIGH
N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>
I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)
f<sub>0</sub> = Clock frequency for registered devices, otherwise zero
f<sub>1</sub> = Input signal frequency
N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

Number of inputs changing at f<sub>1</sub>

All currents are in milliamps and all frequencies are in megahertz.

11. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.



## Switching Characteristics Over the Operating Range

		FCT245T			FCT245AT						
		Milita	ary	Comme	ercial	Milita	ary	Comme	ercial		Fig
Parameter	Description	Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.	Unit	Fig. No. <sup>[13]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	1.5	7.5	1.5	7.0	1.5	4.9	1.5	4.6	ns	1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE or T/R to A or B	1.5	10.0	1.5	9.5	1.5	6.5	1.5	6.2	ns	1, 7, 8
t <sub>PHZ</sub>	Output Disable Time OE or T/R to A or B	1.5	10.0	1.5	7.5	1.5	6.0	1.5	5.0	ns	1, 7, 8

## **Switching Characteristics** Over the Operating Range (continued)

			FCT2	45CT		FCT245DT			
		Military		Commercial		Commercial			Eig
Parameter	Description	Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.	Unit	Fig. No. <sup>[13]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	1.5	4.5	1.5	4.1	1.5	3.8	ns	1, 3
t <sub>PZH</sub>	Output Enable Time OE or T/R to A or B	1.5	6.2	1.5	5.8	1.5	5.0	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE or T/R to A or B	1.5	5.2	1.5	4.8	1.5	4.3	ns	1, 7, 8

## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.8	CY74FCT245DTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT245DTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
4.1	CY74FCT245CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT245CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
4.5	CY54FCT245CTDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT245CTLMB	L61	20-Square Leadless Chip Carrier	
4.6	CY74FCT245ATPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT245ATQCT	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT245ATSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
4.9	CY54FCT245ATDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT245ATLMB	L61	20-Square Leadless Chip Carrier	
7.0	CY74FCT245TQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT245TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
7.5	CY54FCT245TDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT245TLMB	L61	20-Square Leadless Chip Carrier	

Document #: 38-00318-B


<sup>12.</sup> Minimum limits are specified but not tested on Propagation Delays.13. See "Parameter Measurement Information" in the General Information section.




## **Package Diagrams**

# **20-Lead (300-Mil) CerDIP D6** MIL-STD-1835 D-8 Config.A

## 20-Pin Square Leadless Chip Carrier L61 MIL-STD-1835 C-2A




## 20-Lead (300-Mil) Molded DIP P5







## Package Diagrams (continued)

#### 20-Lead Quarter Size Outline Q5









DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$  LEAD COPLANARITY 0.004 MAX.

## 20-Lead (300-Mil) Molded SOIC S5



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated