查询74AUCH16244DGGRE4供应商

, 专业PCB打样工厂, 24小时/S和24AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES391E – MARCH 2002 – REVISED DECEMBER 2002

48 20E

47 1A1

46 1A2

45 GND

44 🛛 1A3

43 A 1A4

42 Vcc

41 2A1

40 2A2

39 GND

38 2A3

37 2A4

36 3A1

35 3A2

34 GND

33 3A3

32 3A4

31 Vcc

30 4A1

29 4A2

28 GND

27 4A3

26 4A4

25 3OE

DZSC

DGG OR DGV PACKAGE (TOP VIEW)

1OE

1Y1

1Y2 3

GND 4

1Y3 5

1Y4 6

V_{CC} [] 7

2Y1 8

GND 10

2Y3 11

3Y1 13

3Y2 14

3Y3 16

3Y4 17

4Y1 [19

4Y2 20

4Y3 22

4Y4 23

9

12

15

18

21

24

2Y2 🛛

2Y4

GND I

V_{CC}

GND I

4OE

2

•	Member of the Texas Instruments
	Widebus [™] Family

- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 1.8 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION												
т _А	РАСКА	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	TSSOP – DGG	Tape and reel	SN74AUCH16244DGGR	AUCH16244								
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AUCH16244DGVR	MJ244								
and the	VFBGA – GQL	Tape and reel	SN74AUCH16244GQLR	MJ244								

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

tebus is a trademark of Texas Instruments.



description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQL PACKAGE (TOP VIEW)

terminal assignments

	1		2	3	4	5	6
A					Q		
в					С		
С	($\sum ($	С	С	С	С	\bigcirc
D	Ć	\supset	\bigcirc	С	С	С	\bigcirc
Е	() (\mathbb{C}			\bigcirc	\bigcirc
F	() (С			С	\bigcirc
G	() (С	С	\bigcirc	\bigcirc	\bigcirc
н	() (С	С	С	\bigcirc	\bigcirc
J	() (С	С	С	\bigcirc	\bigcirc
к	Ć) (С	С	С	С	\bigcirc

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2 <mark>0E</mark>
в	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	VCC	VCC	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
κ	4OE	NC	NC	NC	NC	3 <mark>0E</mark>

NC - No internal connection


FUNCTION TABLE (each 4-bit buffer)


INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
н	Х	Z




SN74AUCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002







Pin numbers shown are for the DGG and DGV packages.

37

2A3 -

2A4

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

- 2Y3

– 2Y4

12

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)	. –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



			MIN	MAX	UNIT
VCC	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	Vcc		
VIH	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 0.8 V		0	
VIL	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	VCC	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	mA
ЮН	High-level output current	V _{CC} = 1.4 V		-5	
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V	-9		
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
IOL	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
		V _{CC} = 0.8 V		20	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.3 V		15 n	
		V_{CC} = 1.6 V, 1.95 V, and 2.7 V		10	
Т _А	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002

PARAMETER	TEST CONDITIONS	VCC	MIN	TYP†	MAX	UNIT			
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0	.1					
	I _{OH} = -0.7 mA	0.8 V		0.55					
VOH	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			v			
VOH	I _{OH} = -5 mA	1.4 V	1			v			
	I _{OH} = -8 mA	1.65 V	1.2						
	I _{OH} = -9 mA	2.3 V	1.8						
	I _{OL} = 100 μA	0.8 V to 2.7 V			0.2				
	I _{OL} = 0.7 mA	0.8 V		0.25					
	I _{OL} = 3 mA	1.1 V			0.3	v			
VOL	I _{OL} = 5 mA	1.4 V			0.4	v			
	I _{OL} = 8 mA	1.65 V			0.45				
	I _{OL} = 9 mA	2.3 V			0.6				
II A or OE inputs	V _I = V _{CC} or GND	0 to 2.7 V			±5	μA			
-	V _I = 0.35 V	1.1 V	10			μA			
1 †	V _I = 0.47 V	1.4 V	15						
^I BHL [‡]	V _I = 0.57 V	1.65 V	20						
	V _I = 0.7 V	2.3 V	40						
	V _I = 0.8 V	1.1 V	-10						
1 8	V _I = 0.9 V	1.4 V	-15]			
^I BHH§	V _I = 1.07 V	1.65 V	-20			μA			
	V _I = 1.7 V	2.3 V	-40						
		1.3 V	75						
1¶		1.6 V	125			A			
^I BHLO [¶]	$V_{I} = 0$ to V_{CC}	1.95 V	175			μA			
		2.7 V	275						
		1.3 V	-75						
. #		1.6 V	-125			•			
^I BHHO [#]	$V_{I} = 0$ to V_{CC}	1.95 V	-175			μA			
		2.7 V	-275						
l _{off}	V_{I} or $V_{O} = 2.7 V$	0			±10	μΑ			
I _{OZ}	$V_{O} = V_{CC}$ or GND	2.7 V			±10	μA			
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	0.8 V to 2.7 V			20	μA			
Ci	V _I = V _{CC} or GND	2.5 V		3	4.5	pF			
С _о	V _O = V _{CC} or GND	2.5 V		4	7	pF			

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

S The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#]An external driver must sink at least IBHHO to switch this node from high to low.



SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES391E – MARCH 2002 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.	= 1.5 V .1 V		C = 1.8 0.15 V		V _{CC} = ± 0.		UNIT
			ТҮР	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
^t pd	А	Y	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns
ten	OE	Y	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns
^t dis	OE	Y	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V	UNIT	
	FARAMETER		CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT
Cert	Power	Outputs enabled	f = 10 MHz	21	22	23	25	30	٥F
Сра	C _{pd} dissipation capacitance	Outputs disabled		1	1	1	1	1	рг







NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



4-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AUCH16244DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AUCH16244DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUCH16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUCH16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUCH16244GQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74AUCH16244ZQLR	ACTIVE	VFBGA	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated