




V•I Chip™ - BCM Bus Converter Module

- 48 V to 12 V V•I Chip Converter
- 200 Watt (300 Watt for 1 ms)
- High density up to 800 W/in³
- Small footprint 200 W/in²
- Low weight 0.5 oz (14 g)
- ZVS/ZCS isolated sine amplitude converter

- >96% efficiency
- 125°C operation
- 1 µs transient response
- >3.5 million hours MTBF
- No output filtering required
- BGA or J-Lead packages

B048K120T201



Vin = 42 - 53 V Vout = 10.5 - 13.25 V lout = 17.0 A $K = {}^{1}/_{4}$ Rout = 25 m Ω max



Actual size

Product Description

The V•I Chip Bus Converter Module (BCM) is a high efficiency (>96%), narrow input range Voltage Transformation Module (VTM) operating from a 48 Vdc bus to deliver an isolated 12 V secondary for Intermediate Bus Architecture applications. The BCM may be used to power non-isolated POL converters or as an independent 12 V source. Due to the fast response time and low noise of the BCM, the need for limited life aluminum electrolytic or tantalum capacitors at the input of POL converters is reduced—or eliminated resulting in savings of board area, materials and total system cost.

The BCM achieves a power density of 800 W/in³ and may be surface mounted with a profile as low as 0.16" (4mm) over the PCB. Its V•I Chip power package is compatible with on-board or in-board surface mounting. The V•I Chip package provides flexible thermal management through its low Junction-to-Case and Junction-to-BGA thermal resistance. Owing to its high conversion efficiency and safe operating temperature range, the BCM does not require a discrete heat sink in typical applications. It is also compatible with heat sink options, ssuring low junction temperatures and ng lite in the harshest environments.

df.dzsc.com

Absolute Maximum	Ratings		
Parameter	Values	Unit	Notes
+In to -In	-1.0 to 60.0	Vdc	
+In to -In	100	Vdc	For 100 ms
PC to -In	-0.3 to 7.0	Vdc	
TM to -In	-0.3 to 7.0	Vdc	
+Out to -Out	-0.5 to 15.0	Vdc	
Isolation voltage	2250	Vdc	Input to Output
Operating junction temperature	-40 to 125	°C	T grade; See note 2
Output current	17.0	Α	Continuous
Peak output current	25	Α	For 1 ms
Case temperature during reflow	208	°C	
Storage temperature	-40 to 150	°C	
Output power	200	W	Continuous
Peak output power	300	W	For 1 ms

Thermal Resistance

Symbol	Parameter	Тур	Max	Units
Rejc	Junction-to-case	1.1	1.5	°C/W
Rejb	Junction-to-BGA	2.1	2.5	°C/W
RөJA	Junction-to-ambient ³	6.5	7.2	°C/W
RθJA	Junction-to-ambient 4	5.0	5.5	°C/W

Notes

- 1. For complete product matrix see chart on page 10.
- 2. The referenced junction is defined as the semiconductor having the highest temperature. This temperature is monitored by the temperature monitor (TM) signal and by a shutdown comparator.
- 3. B048K120T20 surface mounted in-board to a 2" x 2" FR4 board, 4 layers 2 oz Cu, 300 LFM.
- 4. B048L120T20 (0.25"H optional Pin Fins) surface mounted on FR4 board, 300 LFM.

■ INPUT (Conditions are at 48 Vin, full load, and 25°C ambient unless otherwise specified)

Parameter	Min	Тур	Max	Unit	Note
Input voltage range	42	48	53	Vdc	
Input dV/dt			1	V/µs	
Input undervoltage turn-on			42	Vdc	
Input undervoltage turn-off	37			Vdc	
Input overvoltage turn-on	53			Vdc	
Input overvoltage turn-off			59	Vdc	
Input quiescent current		1.5	1.8	mA	PC low
Inrush current overshoot		2.9		Α	Using test circuit in Fig.22; See Fig.1
Input current			4.65	Adc	
Input reflected ripple current		30	50	mA p-p	Using test circuit in Fig.22; See Fig.4
No load power dissipation		2.50	3.00	W	
Internal input capacitance		2		μF	
Internal input inductance		20		nH	
Recommended external input capacitance	10			μF	200 nH maximum source inductance; See Fig.22

■ INPUT WAVEFORMS




Figure 1— Inrush transient current at full load and 48 Vin with PC enabled




Figure 3—Output voltage turn-on waveform with input turn-on at full load and 48 Vin




Figure 2— Output voltage turn-on waveform with PC enabled at full load and 48 Vin




Figure 4— Input reflected ripple current at full load and 48 Vin

Specifications, continued

■ OUTPUT (Conditions are at 48 Vin, full load, and 25°C ambient unless otherwise specified)

Parameter	Min	Тур	Max	Unit	Note
Rated DC current	0		17.0	Adc	
Peak repetitive current			25.0	А	Max pulse width 1ms, max duty cycle 10%, baseline power 50%
DC current limit	17.0	21.0	26.0	Adc	·
Current share accuracy		5	10	%	See Parallel Operation on page 12
Efficiency					
10A load	95.5	96.2		%	See Fig.5
Full load	95.0	95.7		%	See Fig.5
Internal output inductance		1.6		nΗ	
Internal output capacitance		12		μF	Effective value
Load capacitance			1000	μF	
Output overvoltage setpoint		14.75		Vdc	
Output ripple voltage					
No external bypass		95	150	mV	See Figs.7 and 9
1µF bypass capacitor		12		mV	See Fig.8
Average short circuit current		200		mA	
Effective switching frequency	2.8	3.5	4.2	MHz	Fixed, 1.75 MHz per phase
Line regulation					
K	0.245	0.250	0.255		Vout=K•Vin at no load
Load regulation					
Rouт			25	$m\Omega$	See Fig. 26
Transient response					
Voltage overshoot		230		mV	0-17.0A load step, see Fig.10
voltage overshoot		40		mV	1.2-15A load step with 1µF bypass, see Fig. 11
Response time		200		ns	See Figs.10 and 11
Recovery time		1		μs	See Figs.10 and 11
Output overshoot					
Input turn-on		0		mV	No output filter; See Fig.3
PC enable		0		mV	No output filter; See Fig.2
Output turn-on delay					
From application of power			250	ms	No output filter; See Fig.3
From release of PC pin		50		ms	No output filter; See Fig.2

■ OUTPUT WAVEFORMS




Figure 5— Efficiency vs. output power at 12 Vout




Figure 6—Power dissipation as a function of output power




Figure 7— Output voltage ripple at full load and 48 Vin; without any external bypass capacitor.




Figure 9— Output voltage ripple vs. output power at 48 Vin without any external bypass capacitor.




Figure 11— 17-0A load step with 100 μ F input capacitance and no output capacitance.




Figure 8—Output voltage ripple at full load and nominal Vin with 1 μ *F ceramic external bypass capacitor.*




Figure 10— 0-17 A load step with 100 μ F input capacitance and no output capacitance.

Specifications, continued

■ GENERAL

Parameter	Min	Тур	Max	Unit	Note
MTBF					
MIL-HDBK-217F		3.6		Mhrs	25°C, GB
Telcordia TR-NT-000332		4.2		Mhrs	
Telcordia SR-332		TBD		hrs	
Demonstrated		TBD		hrs	
Isolation specifications					
Voltage	2,250			Vdc	Input to Output
Capacitance		5,000	6,500	рF	Input to Output
Resistance	10			$M\Omega$	Input to Output
Agency approvals (pending)		cTÜVus			UL/CSA 60950, EN 60950
		CE Mark			Low Voltage Directive
Mechanical parameters					See mechanical drawing, Figs.15 and 17
Weight		0.5 / 14		oz / g	
Dimensions					
Length		1.26 / 32		in / mm	·
Width		0.85 / 21.5		in / mm	
Height		0.24 / 6		in / mm	

■ Auxiliary Pins (Conditions are at nominal line, full load, and 25°C ambient unless otherwise specified)

Parameter	Min	Тур	Max	Unit	Note
Primary control (PC)					
DC voltage	4.8	5.0	5.2	V	
Module disable voltage	2.4	2.5		V	
Module enable voltage		2.5	2.6	V	
Current limit	2.4	2.5	2.9	mA	Source only
Enable delay time		50		ms	See Fig.2
Disable delay time		4	10	μs	See Fig.12
Temperature Monitor (TM)					
27°C setting	2.95	3.00	3.05	V	Operating junction temperature
Temperature coefficient		10		mV/°C	
Full range accuracy		±5		°C	Operating junction temperature
Current limit	100			μA	Source only




Figure 12— Vout at full load vs. PC disable




Figure 13—PC signal during fault

Specifications, continued

■ THERMAL

Symbol	Parameter	Min	Тур	Max	Unit	Note	
	Over temperature shutdown	125	130	135	°C	Junction temperature	
	Thermal capacity		0.61		Ws/°C	BGA package	
Rejc	Junction-to-case thermal impedance		1.1	1.5	°C/W		
Rејв	Junction-to-BGA thermal impedance		2.1	2.5	°C/W		
RеJA	Junction-to-ambient 1		6.5	7.2	°C/W		
RθJA	Junction-to-ambient ²		5.0	5.5	°C/W		

Notes

- 1. B048K120T20 surface mounted in-board to a 2" x 2" FR4 board, 4 layers 2 oz Cu, 300 LFM.
- 2. B048K120T20 (0.25"H optional Pin Fins) surface mounted on FR4 board, 300 LFM.

■ V•I CHIP STRESS DRIVEN PRODUCT QUALIFICATION PROCESS

Test	Standard	Environment
High Temperature Operational Life (HTOL)	JESD22-A-108-B	125°C, Vmax, 1,008 hrs
Temperature Cycling	JESD22-A-104B	-55°C to 125°C, 1,000 cycles
High Temperature Storage	JESD22-A-103A	150°C, 1,000 hrs
Moisture Resistance	JESD22-A113-B	Moisture Sensitivity Level 5
Temperature Humidity Bias Testing (THB)	EIA/JESD22-A-101-B	85°C, 85% RH, Vmax, 1,008 hrs
Pressure Cooker Testing (Autoclave)	JESD22-A-102-C	121°C, 100% RH, 15 PSIG, 96 hrs
Highly Accelerated Stress Testing (HAST)	JESD22-A-110B	130°C, 85% RH, Vmax, 96 hrs
Solvent Resistance/Marking Permanency	JESD22-B-107-A	Solvents A, B & C as defined
Mechanical Vibration	JESD22-B-103-A	20 g peak, 20-2,000 Hz, test in X, Y & Z directions
Mechanical Shock	JESD22-B-104-A	1,500 g peak 0.5 ms pulse duration, 5 pulses in 6 directions
Electro Static Discharge Testing – Human Body Model	EIA/JESD22-A114-A	Meets or exceeds 2,000 Volts
Electro Static Discharge Testing – Machine Model	EIA/JESD22-A115-A	Meets or exceeds 200 Volts
Highly Accelerated Life Testing (HALT)	Per Vicor Internal	Operation limits verified, destruct margin determined
- Ingrity / tooolorated Ello rooting (Fixer)	Test Specification	——————————————————————————————————————
Dynamic Cycling	Per Vicor Internal	Constant line, 0-100% load, -20°C to 125°C
	Test Specification	255.2

■ V•I CHIP BALL GRID ARRAY INTERCONNECT QUALIFICATION

Test	Standard	Environment	
BGA Daisy-Chain Thermal Cycling	IPC-SM-785	TC3, -40 to 125°C at <10°C/min,	
	IPC-9701	10 min dwell time.	
Ball Shear	IPC-9701	No failure through intermetallic.	
Dali Sileai	IPC J-STD-029	No failule tillough intermetalic.	
Bend Test	IPC J-STD-029	Deflection through 4 mm.	

+IN/-IN - DC Voltage Input Ports

The V•I Chip input voltage range should not be exceeded. An internal under/over voltage lockout-function prevents operation outside of the normal operating input range. The BCM turns ON within an input voltage window bounded by the "Input under-voltage turn-on" and "Input over-voltage turn-off" levels, as specified. The V•I Chip may be protected against accidental application of a reverse input voltage by the addition of a rectifier in series with the positive input, or a reverse rectifier in shunt with the positive input located on the load side of the input fuse.

The connection of the V•I Chip to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100 nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200 nH, the RC damper may be 10 μF in series with 0.3 Ω . A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

PC - Primary Control

The Primary Control port is a multifunction node that provides the following functions:

Enable/Disable – If the PC port is left floating, the BCM output is enabled. Once this port is pulled lower than 2.4 Vdc with respect to –IN, the output is disabled. This action can be realized by employing a relay, opto-coupler, or open collector transistor. Refer to Figures 1-3, 12 and 13 for the typical Enable/Disable characteristics. This port should not be toggled at a rate higher than 1 Hz. The PC port should also not be driven by or pulled up to an external voltage source.

<u>Primary Auxiliary Supply</u> – The PC port can source up to 2.4 mA at 5.0 Vdc. The PC port should never be used to sink current.

<u>Alarm</u> – The BCM contains circuitry that monitors output overload, input over voltage or under voltage, and internal junction temperatures. In response to an abnormal condition in any of the monitored parameters, the PC port will toggle. Refer to Figure 13 for PC alarm characteristics.

TM – Temperature Monitor

The Temperature Monitor port monitors the highest junction temperature of the BCM. This output may be used to provide feedback and validation of the thermal management of V•I Chips, as applied in diverse power systems and environments.

At 300° K (+27°C), the TM output is nominally 3.0 Vdc. The TM output is proportional to temperature and varies at 10 mV/°C. The TM accuracy is typically +/-5°C. A kelvin connection to the –IN port of the BCM should be used as the ground return of the TM signal to maintain the specified accuracy.




Figure 14—BCM BGA configuration

Signal Name	BGA Designation
+In	A1-L1, A2-L2
–In	AA1-AL1, AA2-AL2
TM	P1, P2
PC	V1, V2
+Out	A3-G3, A4-G4, U3-AC3, U4-AC4
–Out	J3-R3, J4-R4, AE3-AL3, AE4-AL4

+OUT/-OUT - DC Voltage Output Ports

Two sets of contacts are provided for the +OUT port. They must be connected in parallel with low interconnect resistance. Similarly, two sets of contacts are provided for the -OUT port. They must be connected in parallel with low interconnect resistance. Within the specified operating range, the average output voltage is defined by the Level 1 DC behavioral model of Figure 26. The current source capability of the BCM is rated in the specifications section of this document.

The low output impedance of the BCM, reduces or eliminates the need for limited life aluminum electrolytic or tantalum capacitors at the input of POL converters.

Total load capacitance at the output of the BCM should not exceed the specified maximum. Owing to the wide bandwidth and low output impedance of the BCM, low frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the input of the BCM.




Figure 15—BCM BGA mechanical outline; In-board mounting




Figure 16—BCM BGA PCB land/VIA layout information; In-board mounting

Vicar Carparation




Figure 17—BCM J-lead mechanical outline; On-board mounting





Figure 18— BCM J-lead PCB land layout information; On-board mounting

■ V•I Chip BUS CONVERTER PART NUMBERING



■ CONFIGURATION OPTIONS

CONFIGURATION	IN-BOARD* (Package K)	ON-BOARD* (Package F)	IN-BOARD WITH 0.25" PIN FINS**	ON-BOARD WITH 0.25" PIN FINS**
Effective Power Density	1190 W/in ³	800 W/in ³	445 W/in ³	360 W/in ³
Junction-Board Thermal Resistance	2.1 °C/W	2.4 °C/W	2.1 °C/W	2.4 °C/W
Junction-Case Thermal Resistance	1.1 °C/W	1.1 °C/W	N/A	N/A
Junction-Ambient Thermal Resistance 300LFM	6.5 °C/W	6.8 °C/W	5.0 °C/W	5.0 °C/W

^{*}Surface mounted to a 2" x 2" FR4 board, 4 layers 2 oz Cu

^{**}Pin Fin heat sink available as a separate item




Figure 19—In-board mounting – package K




Figure 20— On-board mounting – package F




Figure 21— On-board elevated mounting – package A




Figure 22—BCM test circuit

Application Note

Parallel Operation

The BCM will inherently current share when properly configured in an array of BCMs. Arrays may be used for higher power or redundancy in an application.

Current sharing accuracy is maximized when the source and load impedance presented to each BCM within an array are equal.

The recommended method to achieve matched impedances is to dedicate common copper planes within the PCB to deliver and return the current to the array, rather than rely upon traces of varying lengths. In typical applications the current being delivered to the load is larger than that sourced from the input, allowing traces to be utilized on the input side if necessary. The use of dedicated power planes is, however, preferable.

The BCM power train and control architecture allow bi-directional power transfer, including reverse power processing from the BCM output to its input. Reverse power transfer is enabled if the BCM input is within its operating range and the BCM is otherwise enabled. The BCM's ability to process power in reverse improves the BCM transient response to an output load dump.

Thermal Management

The high efficiency of the V•I Chip results in relatively low power dissipation and correspondingly low generation of heat. The heat generated within internal semiconductor junctions is coupled with low effective thermal resistances, $R\theta_{JC}$ and $R\theta_{JB}$, to the V•I Chip case and its Ball Grid Array allowing thermal management flexibility to adapt to specific application requirements (Fig. 25).

CASE 1 Convection via optional Pin Fins to air.

If the application is in a typical environment with forced convection over the surface of the PCB and greater than 0.4" headroom, a simple thermal management strategy is to procure the optional Pin Fins for the V•I Chips. The total Junction-to-Ambient thermal resistance, R0_{JA}, of a surface mounted V•I Chip with optional 0.25" Pin Fins is 5°C/W in 300 LFM air flow (Fig.26). At full rated output power of 200 W, the heat generated by the BCM is approximately 9 W (Fig.6). Therefore, the junction temperature rise to ambient is approximately 45°C. Given a maximum junction temperature of 125°C, a temperature rise of 45°C allows the V•I Chip to operate at rated output




Figure 23—Thermal resistance

power at up to 80°C ambient temperature. At 100 W of output power, operating ambient temperature extends to 100°C.

CASE 2—Conduction to the PCB

The low thermal resistance Junction-to-BGA, $R\theta_{JB}$, allows use of the PCB to exchange heat from the V•I Chip, including convection from the PCB to the ambient or conduction to a cold plate.

For example, with a V•I Chip surface mounted on a 2" x 2" area of a multi-layer PCB, with an aggregate 8 oz of effective copper weight, the total Junction-to-Ambient thermal resistance, R θ_{JA} , is 6.5°C/W in 300 LFM air flow (see Thermal Resistance section, page 1). Given a maximum junction temperature of 125°C and 9 W dissipation at 200 W of output power, a temperature rise of 59°C allows the V•I Chip to operate at rated output power at up to 66°C ambient temperature.




Figure 24— Thermal derating curve




Figure 25—Junction-to-ambient thermal resistance of BCM with 0.25" Pin Fins (Pin Fins available as a separate item.)

Application Note (continued)

The thermal resistance of the PCB to the surrounding environment in proximity to V•I Chips may be reduced by low profile heat sinks surface mounted to the PCB.

The PCB may also be coupled to a cold plate by low thermal resistance standoff elements as a means of achieving effective cooling for an array of V•I Chips, without a direct interface to their case.

CASE 3—Combined direct convection to the air and conduction to the PCB.

Parallel use of the V•I Chip internal thermal resistances (including Junction-to-Case and Junction-to-BGA) in series with

external thermal resistances provides an efficient thermal management strategy as it reduces total thermal resistance. This may be readily estimated as the parallel network of two pairs of series configured resistors.

The TM (Temperature Monitor) port monitors the V•I Chip junction temperature and provides feedback and validation of the thermal management of V•I Chips, as applied in diverse power systems and environments.

■ V•I Chip BUS CONVERTER LEVEL 1 DC BEHAVIORAL MODEL for 48 V to 12 V, 200 W




Figure 26—This model characterizes the DC operation of the V•I Chip bus converter, including the converter transfer function and its losses. The model enables estimates or simulations of output voltage as a function of input voltage and output load, as well as total converter power dissipation or heat generation.

■ V•I Chip BUS CONVERTER LEVEL 2 TRANSIENT BEHAVIORAL MODEL for 48 V to 12 V, 200 W




Figure 27—This model characterizes the AC operation of the V•I Chip bus converter including response to output load or input voltage transients or steady state modulations. The model enables estimates or simulations of input and output voltages under transient conditions, including response to a stepped load with or without external filtering elements.

Vicer Corneration

Application Note (continued)

Input Impedance Recommendations

To take full advantage of the BCM capabilities, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. The source should exhibit low inductance (less than 100 nH) and should have a critically damped response. If the interconnect inductance exceeds 100 nH, the BCM input pins should be bypassed with an RC damper (e.g., 8 μF in series with 0.3 ohm) to retain low source impedance and stable operations. Given the wide bandwidth of the BCM, the source response is generally the limiting factor in the overall system response.

Anomalies in the response of the source will appear at the output of the BCM multiplied by its K factor. The DC resistance of the source should be kept as low as possible to minimize voltage deviations. This is especially important if the BCM is operated near low or high line as the over/under voltage detection circuitry could be activated.

Input Fuse Recommendations

V•I Chips are not internally fused in order to provide flexibility in power system configuration. However, input line fusing of V•I Chips must always be incorporated within the power system. A fast acting fuse, such as NANO2 FUSE 451 Series 7 A 125 V, is required to meet safety agency Conditions of Acceptability. The input line fuse should be placed in series with the +IN port.

Application Circuits




Figure 28—The BCM provides an isolated, loosely regulated output from a narrow range input ideal for driving non-isolated point of load converters (niPOLs)

In the following figure;

K = BCM Transformation Ratio

Ro = BCM Output Resistance

Vo = BCM Output

Vf = PRM Output (Factorized Bus Voltage)

VL = Desired Load Voltage

Vs = PRM Output Set Point Voltage

■ FPA Local Loop




Figure 29—The PRM regulates its output to provide a constant factorized bus voltage. The output voltage is the nominal load voltage, Vo, at no load and decreases with load at a constant rate equal to the BCM output resistance Ro.

Vicer Corneration

Application Note (continued)

V•I Chip Soldering Recommendations

V•I Chip modules are intended for reflow soldering processes. The following information defines the processing conditions required for successful attachment of a V•I Chip to a PCB. Failure to follow the recommendations provided can result in aesthetic and functional failure of the module.

Storage

V•I Chip modules are currently rated at MSL 5. Exposure to ambient conditions for more than 72 hours requires a 24 hour bake at 125°C to remove moisture from the package.

Solder Paste Stencil Design

Solder paste is recommended for a number of reasons, including overcoming minor solder sphere co-planarity issues as well as simpler integration into overall SMD process.

63/37 SnPb, either no-clean or water-washable, solder paste should be used. Pb-free development is underway.

The recommended stencil thickness is 6 mils. The apertures should be 20 mils in diameter for the In-Board (BGA) application and 0.9-0.9:1 for the On-Board (J-Leaded).

Pick & Place

In-Board (BGA) modules should be placed as accurately as possible to minimize any skewing of the solder joint; a maximum offset of 10 mils is allowable. On-Board (J-Leaded) modules should be placed within ±5 mils.

To maintain placement position, the modules should not be subjected to acceleration greater than 500 in/sec² prior to reflow.

Reflow

There are two temperatures critical to the reflow process; the solder joint temperature and the module's case temperature. The solder joint's temperature should reach at least 220°C, with a time above liquidus (183°C) of ~30 seconds.

The module's case temperature must not exceed 208°C at anytime during reflow.

Because of the ΔT needed between the pin and the case, a forcedair convection oven is preferred for reflow soldering. This reflow method generally transfers heat from the PCB to the solder joint. The module's large mass also reduces its temperature rise. Care should be taken to prevent smaller devices from excessive temperatures. Reflow of modules onto a PCB using Air-Vac-type equipment is not recommended due to the high temperature the module will experience.

Inspection

For the BGA-version, a visual examination of the post-reflow solder joints should show relatively columnar solder joints with no bridges. An inspection using x-ray equipment can be done, but the module's materials may make imaging difficult.

The J-Lead version's solder joints should conform to IPC 12.2

- Properly Wetted Fillet must be evident
- Heel fillet height must exceed lead thickness plus solder thickness.

Removal and Rework

V•I Chip modules can be removed from PCBs using special tools such as those made by Air-Vac. These tools heat a very localized region of the board with a hot gas while applying a tensile force to the component (using vacuum). Prior to component heating and removal, the entire board should be heated to 80-100°C to decrease the component heating time as well as local PCB warping. If there are adjacent moisture-sensitive components, a 125°C bake should be used prior to component removal to prevent popcorning. V•I Chip modules should not be expected to survive a removal operation.




Figure 30—Thermal profile diagram




Figure 31— Properly reflowed V•I Chip J-Lead.

Warranty

Vicor products are guaranteed for two years from date of shipment against defects in material or workmanship when in normal use and service. This warranty does not extend to products subjected to misuse, accident, or improper application or maintenance. Vicor shall not be liable for collateral or consequential damage. This warranty is extended to the original purchaser only.

EXCEPT FOR THE FOREGOING EXPRESS WARRANTY, VICOR MAKES NO WARRANTY, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Vicor will repair or replace defective products in accordance with its own best judgement. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Information published by Vicor has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Vicor reserves the right to make changes to any products without further notice to improve reliability, function, or design. Vicor does not assume any liability arising out of the application or use of any product or circuit; neither does it convey any license under its patent rights nor the rights of others. Vicor general policy does not recommend the use of its components in life support applications wherein a failure or malfunction may directly threaten life or injury. Per Vicor Terms and Conditions of Sale, the user of Vicor components in life support applications assumes all risks of such use and indemnifies Vicor against all damages.

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor components are not designed to be used in applications, such as life support systems, wherein a failure or malfunction could result in injury or death. All sales are subject to Vicor's Terms and Conditions of Sale, which are available upon request.

Specifications are subject to change without notice.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (issued U.S. and Foreign Patents and pending patent applications) relating to the product described in this data sheet including;

- The electrical and thermal utility of the V-I Chip package
- The design of the V•I Chip package
- The Power Conversion Topology utilized in the V•I Chip package
- The Control Architecture utilized in the V•I Chip package
- The Factorized Power Architecture.

Purchase of this product conveys a license to use it. However, no responsibility is assumed by Vicor for any infringement of patents or other rights of third parties which may result from its use. Except for its use, no license is granted by implication or otherwise under any patent or patent rights of Vicor or any of its subsidiaries.

Anybody wishing to use Vicor proprietary technologies must first obtain a license. Potential users without a license are encouraged to first contact Vicor's Intellectual Property Department.

Vicor Corporation

25 Frontage Road • Andover, MA, USA 01810 Tel: 800-735-6200, Fax: 978-475-6715

email

Vicor Express: vicorexp@vicr.com, Technical Support: apps@vicr.com

Vicer Corporatio