



# STB3NC90Z

N-CHANNEL 900V - 3.2Ω - 3.5A D<sup>2</sup>PAK  
Zener-Protected PowerMESH™III MOSFET

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STB3NC90	900V	< 3.5Ω	3.5 A


- TYPICAL R<sub>D(on)</sub> = 3.2Ω
- EXTREMELY HIGH dv/dt AND CAPABILITY GATE TO - SOURCE ZENER DIODES
- 100% AVALANCHE TESTED
- VERY LOW GATE INPUT RESISTANCE
- GATE CHARGE MINIMIZED

## DESCRIPTION

The third generation of MESH OVERLAY™ Power MOSFETs for very high voltage exhibits unsurpassed on-resistance per unit area while integrating back-to-back Zener diodes between gate and source. Such arrangement gives extra ESD capability with higher ruggedness performance as requested by a large variety of single-switch applications.


## APPLICATIONS

- SINGLE-ENDED SMPS IN MONITORS,  
COMPUTER AND INDUSTRIAL APPLICATION
- WELDING EQUIPMENT



D<sup>2</sup>PAK

## INTERNAL SCHEMATIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	900	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	900	V
V <sub>GS</sub>	Gate- source Voltage	± 25	V
I <sub>D</sub>	Drain Current (continuos) at T <sub>C</sub> = 25°C	3.5	A
I <sub>D</sub>	Drain Current (continuos) at T <sub>C</sub> = 100°C	2.2	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	14	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	100	W
	Derating Factor	0.8	W/°C
I <sub>GS</sub>	Gate-source Current (*)	±50	mA
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=15kΩ)	2.5	kV
dv/dt	Peak Diode Recovery voltage slope	3	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(\*)Pulse width limited by safe operating area

(1)I<sub>SD</sub> ≤ 3.5A, di/dt ≤ 100A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>

(\*).Limited only by maximum temperature allowed

## STB3NC90Z

---

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.25	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62	°C/W
T <sub>j</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	3.5	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	220	mJ

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	900			V
ΔV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0		1		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20V			±10	μA

### ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3	4	5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.75 A		3.2	3.5	Ω
I <sub>D(on)</sub>	On State Drain Current	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , V <sub>GS</sub> = 10V	3.5			A

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , I <sub>D</sub> = 1.75A		3		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		1250		pF
C <sub>oss</sub>	Output Capacitance			78		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			7		pF

## ELECTRICAL CHARACTERISTICS (CONTINUED)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 450 \text{ V}$ , $I_D = 1.5 \text{ A}$		28		ns
$t_r$	Rise Time	$R_G = 4.7\Omega$ , $V_{GS} = 10\text{V}$ (see test circuit, Figure 3)		14		ns
$Q_g$	Total Gate Charge	$V_{DD} = 720\text{V}$ , $I_D = 3\text{A}$ ,		27	38	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 10\text{V}$		8		nC
$Q_{gd}$	Gate-Drain Charge			10		nC

## SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$	Off-voltage Rise Time	$V_{DD} = 720\text{V}$ , $I_D = 3\text{A}$ ,		16		ns
$t_f$	Fall Time	$R_G = 4.7\Omega$ , $V_{GS} = 10\text{V}$		10		ns
$t_c$	Cross-over Time	(see test circuit, Figure 5)		18		ns

## SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				3.5	A
$I_{SDM(2)}$	Source-drain Current (pulsed)				14	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 3\text{ A}$ , $V_{GS} = 0$			1.6	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 3\text{ A}$ , $dI/dt = 100\text{A}/\mu\text{s}$ ,		712		ns
$Q_{rr}$	Reverse Recovery Charge	$V_{DD} = 100\text{V}$ , $T_j = 150^\circ\text{C}$		4450		$\mu\text{C}$
$I_{RRM}$	Reverse Recovery Current	(see test circuit, Figure 5)		13		A

## GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}$	Gate-Source Breakdown Voltage	$I_{GS} = \pm 1\text{mA}$ (Open Drain)	25			V
$\alpha T$	Voltage Thermal Coefficient	$T = 25^\circ\text{C}$ Note(3)		1.3		$10^{-4}/^\circ\text{C}$
$R_z$	Dynamic Resistance	$I_D = 50\text{ mA}$		90		$\Omega$

Note: 1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.

2. Pulse width limited by safe operating area.


3.  $\Delta V_{BV} = \alpha T (25^\circ\text{-}T) BV_{GSO}(25^\circ)$

## PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the 25V Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

## STB3NC90Z


### Safe Operating Area




### Thermal Impedance




### Output Characteristics




### Transfer Characteristics




### Transconductance




### Static Drain-source On Resistance




**Gate Charge vs Gate-source Voltage**




**Capacitance Variations**




**Normalized Gate Threshold Voltage vs Temp.**



**Normalized On Resistance vs Temperature**




**Source-drain Diode Forward Characteristics**




## STB3NC90Z


**Fig. 1:** Unclamped Inductive Load Test Circuit




**Fig. 2:** Unclamped Inductive Waveform




**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 4:** Gate Charge test Circuit




**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




**D<sup>2</sup>PAK MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°			




## STB3NC90Z


### D<sup>2</sup>PAK FOOTPRINT



### TUBE SHIPMENT (no suffix)\*



### TAPE AND REEL SHIPMENT (suffix "T4")\*



\* on sales type

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>