查询SN74CB3Q16211供应商

捷多邦,专业PCB打样工厂,24小时加SNI4CB3Q16211

24-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH

SCDS167 - MAY 2004

•	Member of the Texas Instruments	
	Widebus™ Family	

- High-Bandwidth Data Path (Up To 500 MHz[†])
- 5-V Tolerant I/Os with Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r_{on}) Characteristics Over Operating Range (r_{on} = 5 Ω Typical)
- Rail-to-Rail Switching on Data I/O Ports
 0-V to 5-V Switching With 3.3-V V_{CC}
 - 0-V to 3.3-V Switching With 2.5-V V_{CC}
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 4 pF Typical)
- Fast Switching Frequency (foe = 20 MHz Max)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I_{CC} = 1 mA Typical)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0-V to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22

 2000-V Human-Body Model (A114-B, Class II)
 2020 V Changed Device Model (2004)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

[†] For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, *CBT-C, CB3T, and CB3Q Signal-Switch Families*, literature number SCDA008. DGG, DGV, OR DL PACKAGE (TOP VIEW) 56 110E NC 55 2OE 1A1 2 1A2 3 54 1B1 53 B1B2 1A3 4 52 1 1B3 1A4 🛛 5 1A5 6 51 **1** 1B4 1A6 **1**7 50 **1** 1B5 GND 8 49 GND 48**1**1B6 1A7 9 47 **1** 1B7 1A8 10 46**1**1B8 1A9 11 45 1B9 1A10 12 1A11 13 44 **1**B10 1A12 14 43 1B11 2A1 15 42 **1**B12 2A2 16 41 12B1 V_{CC} [17 40 2B2 2A3 18 39 2B3 38 GND GND 19 2A4 20 37 2B4 2A5 🛛 21 36 **1**2B5 2A6 22 35 2B6 2A7 23 34 2B7 2A8 24 33 2B8 32 2B9 2A9 25 2A10 26 31 2B10

NC - No internal connection

30 2B11

29 2B12

2A11 27

2A12 28



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

tebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



 $Copyright @ 2004, \mbox{ Texas Instruments Incorporated} \\ \mbox{ Available under non-disclosure agreement (NDA) only } \\$

SCDS167 - MAY 2004

description/ordering information

The SN74CB3Q16211 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q16211 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q16211 is organized as two 12-bit bus switches with separate output-enable (10E, 20E) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When OE is low, the associated 12-bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74CB3Q16211DL	00000000
	SSOP – DL	Tape and reel	SN74CB3Q16211DLR	CB3Q16211
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CB3Q16211DGGR	CB3Q16211
	TVSOP – DGV	Tape and reel	SN74CB3Q16211DGVR	BW211
	VFBGA – GQL	Tape and reel	SN74CB3Q16211GQLR	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

GQL PACKAGE (TOP VIEW)

			``	-		'		
		1	2	3	4	5	6	_
A	$\left(\right)$	С	С	\bigcirc	С	\bigcirc	С	
в		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Е		\bigcirc	\bigcirc			\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc			\bigcirc	С	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
к		\bigcirc	\bigcirc	С	С	\bigcirc	С	
								/

terminal assignments

-	1	2	3	4	5	6
Α	1A2	1A1	NC	1 <mark>OE</mark>	2OE	1B1
в	1A5	1A4	1A3	1B2	1B3	1B4
С	1A7	GND	1A6	1B5	GND	1B6
D	1A10	1A8	1A9	1B8	1B7	1B9
Е	1A12	1A11			1B10	1B11
F	2A1	2A2			2B1	1B12
G	VCC	GND	2A3	2B3	GND	2B2
н	2A4	2A5	2A6	2B6	2B5	2B4
J	2A7	2A8	2A9	2B9	2B8	2B7
κ	2A10	2A11	2A12	2B12	2B11	2B10


NC - No internal connection



FUNCTION TABLE (each 12-bit bus switch)


INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, and DL packages.

simplified schematic, each FET switch (SW)



[†]EN is the internal enable signal applied to the switch.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	
Control input voltage range, V _{IN} (see Notes 1 and 2)	–0.5 V to 7 V
Switch I/O voltage range, VI/O (see Notes 1, 2, and 3)	–0.5 V to 7 V
Control input clamp current, I _{IK} (V _{IN} < 0)	
I/O port clamp current, I _{I/OK} (V _{I/O} < 0)	–50 mA
ON-state switch current, II/O (see Note 4)	±64 mA
Continuous current through V _{CC} or GND terminals	±100 mA
Package thermal impedance, θ_{JA} (see Note 5): DGG packa	ge 64°C/W
DGV packa	ge 48°C/W
DL package	
GQL packag	ge 42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. VI and VO are used to denote specific conditions for $V_{I/O}$.
 - 4. I and I are used to denote specific conditions for $I_{I/O}$.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
VIH	LP-b. Louis Louis tool Second configure	V_{CC} = 2.3 V to 2.7 V	1.7	5.5	
	High-level control input voltage	V_{CC} = 2.7 V to 3.6 V	2	5.5	V
	Low-level control input voltage $\frac{V_{CC} = 2.3 \vee \text{to } 2.7 \vee}{V_{CC} = 2.7 \vee \text{to } 3.6 \vee}$	0	0.7		
VIL		0	0.8	V	
V _{I/O}	Data input/output voltage		0	5.5	V
ТА	Operating free-air temperature		-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS167 - MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITION	IS	MIN	TYPT	MAX	UNIT
VIK		V _{CC} = 3.6 V,	l _l = –18 mA				-1.8	V
IIN	Control inputs	V _{CC} = 3.6 V,	$V_{IN} = 0$ to 5.5 V				±1	μA
I _{OZ} ‡		V _{CC} = 3.6 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$,	Switch OFF, V _{IN} = V _{CC} or GND			±1	μΑ
loff		$V_{CC} = 0,$	$V_{O} = 0$ to 5.5 V,	V _I = 0			1	μA
ICC		V _{CC} = 3.6 V,	I _{I/O} = 0, Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND		1	3	mA
∆ICC§	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND			30	μA
ICCD	Per control input	V _{CC} = 3.6 V,	A and B ports open, Control input switching at 50% duty cycle			0.15	0.25	mA/ MHz
C _{in}	Control inputs	V _{CC} = 3.3 V,	V _{IN} = 5.5 V, 3.3 V, or	0		3.5	5	pF
C _{io(OFF}	=)	V _{CC} = 3.3 V,	Switch OFF, $V_{IN} = V_{CC}$ or GND, $V_{I/O} = 5.5$ V, 3.3 V, or 0			4	5	pF
C _{io(ON)})	V _{CC} = 3.3 V,	Switch ON, V _{IN} = V _{CC} or GND,	V _{I/O} = 5.5 V, 3.3 V, or 0		10	12.5	pF
. #		V _{CC} = 2.3 V,	$V_{I} = 0,$	I _O = 30 mA		5	8	
		TYP at $V_{CC} = 2.5 V$	V _I = 1.7 V,	I _O = -15 mA		5	9	Ω
r _{on} #		V _{CC} = 3 V	$V_{I} = 0,$	I _O = 30 mA		5	6.5	52
		VCC = 3 V	V _I = 2.4 V,	I _O = -15 mA		5	8	

NOTE 7: V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

 \ddagger For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	TO	۲ <mark>۰۵</mark> × ۲۰۰۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۰۵ × ۲۰۰۵ × ۲۰۰۵ × ۲۰۰۵ ×	2.5 V 2 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
fOE	OE	A or B		10		20	MHz
^t pd [☆]	A or B	B or A		0.15		0.25	ns
^t en	OE	A or B	1.5	8	1.5	8	ns
^t dis	OE	A or B	1	7.5	1	7.5	ns

I Maximum switching frequency for control input ($V_{O} > V_{CC}$, $V_{I} = 5 V$, $R_{I} \ge 1 M\Omega$, $C_{I} = 0$)

* The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).














Figure 2. Typical I_{CC} vs OE Switching Frequency

SCDS167 - MAY 2004



PARAMETER MEASUREMENT INFORMATION

TEST	V _{CC}	S1	RL	٧I	с _L	V_Δ
^t pd(s)	2.5 V \pm 0.2 V 3.3 V \pm 0.3 V	Open Open	500 Ω 500 Ω	V _{CC} or GND V _{CC} or GND	30 pF 50 pF	
^t PLZ ^{/t} PZL	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	$\begin{array}{c} \textbf{2} \times \textbf{V}_{\textbf{CC}} \\ \textbf{2} \times \textbf{V}_{\textbf{CC}} \end{array}$	500 Ω 500 Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
^t PHZ ^{/t} PZH	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	GND GND	500 Ω 500 Ω	V _{CC} V _{CC}	30 pF 50 pF	0.15 V 0.3 V



- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time, with one transition per measurement.

 - E. tpl 7 and tpH7 are the same as tdis.
 - F. t_{PZI} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
 - H. All parameters and waveforms are not applicable to all devices.


Figure 3. Test Circuit and Voltage Waveforms



MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated