DS07-05309-3E

WWW.DZSC.COM

Microprocessor SPARClite cmos

32-bit Embedded Controller MB86830 Series

MB86831/832/833/834/835/836

■ DESCRIPTION

The MB86830 series is a SPARClite *1 series of RISC architecture processors, providing high performance for a variety of embedded applications. Conforming to the SPARC *2 architecture, the MB86830 series is upward codecompatible with the conventional products in the SPARClite family. When running at 100 MHz, the MB86830 series provides performance of 121 VAX-MIPS.

The MB86830 series has on-chip data and instruction caches, allowing the processor to operate independently of the wait time for external memory. The independent instruction bus and internal data bus serve as high-bandwidth interfaces between the IU (integer unit) and caches. The MB86830 series also contains an internal multiplier circuit that facilitates interfacing with external devices, thereby providing high performance with continuous cache hits. The DRAM controller supports both of EDO and fast-page mode DRAMs. The interrupt controller (IRC) supports eight channels of interrupts, allowing a trigger mode and mask to be set for each of the channels. To get the most out of the system with a minimum number of external circuits, the MB86830 series supports chip select output, programmable wait state generator, and page mode DRAM interfaces.

The combination of these features of the MB86830 series achieves high levels of speed, flexibility, and efficiency, making it a line of ideal controllers for a variety of low-cost, high-performance embedded systems.

- *1: SPARClite is a trademark of SPARC International, Inc. in the United States. Fujitsu Microelectronics, Inc. has been granted permission to use the trademark.
- *2: SPARC is a registered trademark of SPARC International, Inc. in the United States. SPARC is based on technology developed by Sun Microsystems, Inc.

■ PACKAGE



■ FEATURES

• IU (integer unit)

Maximum operating frequency : 120 MHz SPARC architecture V8E conforming

With 32-bits general register: 136 / register window: 8

· Instruction cash

The entry lock function is supported

• Data cache

No cash controlling function supported The entry lock function is supported

• BIU (bus interface unit)

Purifetchi baffa :1 Write buffer :4

The burst mode is supported

Programmable chip selection function :6
Programmable weight state control :6

For 8/16/32-bits bus

Automatic insertion function of idling cycle after ROM region is accessed

For burst mode ROM

- With internal clock multiplication circuit
- Sleep mode (low power consumption mode) supported
- With DRAM controller (except on the MB86836)
- With interrupt request controller (IRC)
- On-chip general-purpose 16-bit timer (MB86836 only):1 channel (equivalent to the MB86942)
- Support for the JTAG test port (MB86836 only)

■ PRODUCT LINEUP

Part number Item	MB86831	MB86832	MB86833	MB86834	MB86835	MB86836	
CPU maximum frequency (MHz)	66/80	66/80/100	66	108/120	84	90/108*1	
BUS maximum frequency (MHz)	4	10	33		40		
Ancillary Version Register	(0000)16	(0001)16	(0002)16	(0003)16	(0004)16	(0001)16	
Instruction cache	4 KB/2 way	8 KB/2 way	1 KB/Direct	16 KB/2 way	4 KB/2 way	8 KB/2 way	
Data cache	2 KB/2 way	8 KB/2 way	1 KB/Direct	16 KB/2 way	2 KB/2 way	8 KB/2 way	
Cache size change function	No	8/4/2/1 KB selectable		No			
ADR pin	ADR	<27:2>	ADR<23:2>	ADR<27:2>	ADR<	23:2>	
ADR enhancement (ASISEL)	No ADR<31:2>		ADR<27:2>	ADR<31:2>	ADR<	27:2>	
Clock gear function	No						
DSU	No	Yes	No	Yes	N	0	
DRAM controller	4b	ank	1bank	4bank	1bank	No	
JTAG test port			No	1		Yes	
General porpose 16-bit timer*2			No		1ch		
Internal pull-up/down resister pin	P63	P63, P162 to P164			P41 to P44, P79		
Internal power supply (VDD3)		3.3 V		2.5 V	3.3 V	2.5 V	
I/O power supply (VDD5)		3.3 V to 5.0 V	1		3.3 V		
Package	FPT-17	FP176 76P-M01	LQFP144 FPT-144P- M08	SQFP176 FPT-176P- M01	LQFP144 FPT-144P- M08	LQFP144 FPT-144P- M08 20 × 20 mm	
	24 × 24 mm		20 × 20 mm	24 × 24 mm	20 × 20 mm	FBGA144 BGA- 144P-M02 12 × 12 mm	

^{*1:}MB86836 108 MHz version is under developement.

^{*2:} The general-purpose timer on the MB86836 is a subset of the prescaler-integrated 16-bit timer on the MB86942. For the type supporting only the internal clock mode, refer to the document for the MB86941/942.

■ FOR PACKAGE AND PART NUMBER

Package	MB86831	MB86832	MB86833	MB86834	MB86835	MB86836
FPT-176P-M01	Yes	Yes	No	Yes	No	No
FPT-144P-M08	No	No	Yes	No	Yes	Yes
BGA-144P-M02	No	No	No	No	No	Yes

Note: Refer to "PACKAGE DIMENSIONS" for details in each package.

■ DIFFERENCES

1.Package

MB86831/832/834 : QFP176MB86833/835/836 : LQFP144

• MB86836 : FBGA144

2.Pin array

• MB86831/832/834: The pin is interchangeable. However, the terminal of MB86834 is the pull-up resistor none.

• MB86833/835 : The pin is interchangeable.

• MB86836 : MB86833/835, from which DRAMC related pins are deleted and to which one channel of general-purpose 16-bit timer and the JTAG pin are added.

3.Maximum operation frequency

• MB86831 : 66MHz/80MHz

MB86832 : 66MHz/80MHz/100MHz

• MB86833 : 66MHz

• MB86834: 108MHz/120MHz

• MB86835 : 84MHz

• MB86836 : 90MHz/108MHz

4. Power-supply voltage

Power-supply voltage	MB86831	MB86832	MB86833	MB86834	MB86835	MB86836
Internal power-supply voltage		3.3 V		2.5 V	3.3 V	2.5 V
I/O power-supply voltage		3.3 V or 5.0 V		3.3 V	3.3 V	3.3 V

^{*:} The power-supply voltage is different (Refer to "ELECTRIC CHARACTERISTICS") depending on the condition of the operation frequency.

5.Cache memory

Cache memory	MB86831	MB86831 MB86832		MB86834	MB86835	MB86836
Instruction cash	4 KB/2 way	8 KB/2 way	1 KB/Direct	16 KB/2 way	4 KB/2 way	8 KB/2 way
Data cash	2 KB/2 way	8 KB/2 way	1 KB/Direct	16 KB/2 way	2 KB/2 way	8 KB/2 way

6.Register

Register name	MB86831/832/833/835/836	MB86834
Instruction Cache Invalidate Register (ICINVLD)		Map of ASI = 0x0c, ADR = 0x00008000(Bank1) ASI = 0x0c, ADR = 0x80008000(Bank2)
Data Cache Invalidate Register (DCINVLD)		Map of ASI = 0x0e, ADR = 0x00008000(Bank1) ASI = 0x0e, ADR = 0x80008000(Bank2)

Register name	MB86831	MB86832	MB86833	MB86834	MB86835	MB86836
Ancillary Version Register (VER2)	(00)16	(01)16	(02)16	(03)16	(04)16	(01)16

7.Clock gear

• MB86832/833/834/835/836 : Supported


• MB86831 : No supported

8.External signal

Item	MB86831	MB86832	MB86833	MB86834	MB86835	MB86836			
ASISEL pin function	No	Multiplex of ADR<31:28> and ASI<3:0>	Multiplex of ADR<27:24> and ASI<3:0>	Multiplex of ADR<31:28> and ASI<3:0>	Multiplex of AD ASI<				
DSU (debugging support unit)	No	Yes	No	Yes	٨	lo			
DRAM controller	4Bank supported	4Bank supported	1Bank 4Bank supported		1Bank supported*	No			
General-purpose 16-bit timer		No							
JTAG		No							
Pull-up resistor or pull-down resistor	Inclusion	Inclusion							

^{*:}RAS1# to RAS3# and DWE1# to DWE3# deletion.

■ PIN ASSIGNMENT



• MB86831/832/834

Pin no.	Pin symbol								
1	V _{DD3}	37	D<4>	73	BMREQ#	109	ADR<11>	145	FLOAT#
2	D<31>	38	BMODE8#	74	OVF#	110	READY#	146	PDOWN#
3	D<30>	39	Vss	75	SAMEPAGE#	111	V _{DD3}	147	WKUP#
4	D<29>	40	D<3>	76	AS#	112	ADR<12>	148	RESET#
5	D<28>	41	D<2>	77	V _{DD3}	113	ADR<13>	149	Vss
6	Vss	42	D<1>	78	RDWR#	114	ADR<14>	150	IDLEEN
7	BMODE16#	43	D<0>	79	RDYOUT#	115	ADR<15>	151	CLKSEL1
8	D<27>	44	V _{DD3}	80	CS5#	116	Vss	152	CLKSEL0
9	D<26>	45	Vss	81	CS4#	117	ADR<16>	153	CLKEXT
10	D<25>	46	DWE3#	82	V _{DD5}	118	ADR<17>	154	CLKIN
11	D<24>	47	DWE2#	83	Vss	119	ADR<18>	155	V _{DD5}
12	V _{DD5}	48	DWE1#	84	CS3#	120	ADR<19>	156	IRQ11
13	D<23>	49	DWE0#	85	CS2#	121	V _{DD5}	157	IRQ10
14	D<22>	50	Vss	86	CS1#	122	ADR<20>	158	IRQ9
15	D<21>	51	V _{DD5}	87	CS0#	123	ADR<21>	159	IRQ8
16	D<20>	52	RAS0#	88	Vss	124	ADR<22>	160	Vss
17	Vss	53	RAS1#	89	V _{DD3}	125	ADR<23>	161	Reserved
18	D<19>	54	RAS2#	90	BE3#	126	MEXC#	162	[ASISEL *]
19	D<18>	55	RAS3#	91	BE2#	127	Vss	163	[EMUBRK# *]
20	D<17>	56	V _{DD3}	92	BE1#	128	ADR<24>	164	[EMUENB# *]
21	D<16>	57	CAS0#	93	BE0#	129	ADR<25>	165	V _{DD3}
22	BTEST#	58	CAS1#	94	Vss	130	ADR<26>	166	[EMUSD3]
23	V _{DD3}	59	CAS2#	95	NONCACHE#	131	ADR<27>	167	[EMUSD2]
24	D<15>	60	CAS3#	96	Reserved	132	V _{DD3}	16	[EMUSD1]
25	D<14>	61	Vss	97	Reserved	133	Vss	169	[EMUSD0]
26	D<13>	62	DOE#	98	ADR<2>	134	ASI<3>[/ADR<28>]	170	V _{DD5}
27	D<12>	63	CLKSEL2 *	99	ADR<3>	135	ASI<2>[/ADR<29>]	171	Vss
28	Vss	64	ERROR#	100	V _{DD5}	136	ASI<1>[/ADR<30>]	172	[EMUD3]
29	D<11>	65	LOCK#	101	ADR<4>	137	ASI<0>[/ADR<31>]	173	[EMUD2]
30	D<10>	66	CTEST#	102	ADR<5>	138	Vss	174	[EMUD1]
31	D<9>	67	V _{DD5}	103	ADR<6>	139	V _{DD5}	175	[EMUD0]
32	D<8>	68	BREQ#	104	ADR<7>	140	IRL<3>/IRQ15	176	Vss
33	V _{DD5}	69	PBREQ#	105	Vss	141	IRL<2>/IRQ14		
34	D<7>	70	BGRNT#	106	ADR<8>	142	IRL<1>/IRQ13		
35	D<6>	71	BMACK#	107	ADR<9>	143	IRL<0>/IRQ12		
36	D<5>	72	Vss	108	ADR<10>	144	V _{DD3}		

V_{DD3}: For internal power supply.

V_{DD5}: For I/O power supply.

Reserved:This pin must be open.

^{*:}The pull-up resistor is built into. However, there is no pull-up resistor in MB86834.

^{[]:}Pin is added with MB86832/834. Please use this terminal by the opening in case of MB86831-66 and 80.

• MB86833/835

Pin no.	Pin symbol						
1	V_{DD3}	37	V _{DD3}	73	V _{DD3}	109	V _{DD3}
2	BMODE16#	38	D<2>	74	BE3#	110	MEXC#
3	D<28>	39	D<1>	75	BE2#	111	ADR<23>
4	D<27>	40	D<0>	76	BE1#	112	ASI<3>/ADR<24>
5	D<26>	41	DWE0#	77	BE0#	113	ASI<2>/ADR<25>
6	D<25>	42	RAS0#	78	Reserved	114	ASI<1>/ADR<26>
7	D<24>	43	CAS0#	79	Reserved	115	ASI<0>/ADR<27>
8	D<23>	44	CAS1#	80	NONCACHE#	116	IRL<3>/IRQ15
9	Vss	45	Vss	81	Vss	117	Vss
10	D<22>	46	CAS2#	82	ADR<2>	118	IRL<2>/IRQ14
11	D<21>	47	CAS3#	83	ADR<3>	119	IRL<1>/IRQ13
12	D<20>	48	DOE#	84	ADR<4>	120	IRL<0>/IRQ12
13	D<19>	49	ERROR#	85	ADR<5>	121	FLOAT#
14	D<18>	50	LOCK#	86	ADR<6>	122	PDOWN#
15	D<17>	51	CTEST#	87	ADR<7>	123	WKUP#
16	D<16>	52	BREQ#	88	ADR<8>	124	RESET#
17	BTEST#	53	PBREQ#	89	ADR<9>	125	IDLEEN
18	V _{DD5}	54	V _{DD5}	90	V _{DD5}	126	V _{DD5}
19	Vss	55	Vss	91	Vss	127	Vss
20	D<15>	56	BGRNT#	92	ADR<10>	128	CLKSEL2
21	D<14>	57	BMACK#	93	ADR<11>	129	CLKSEL1
22	D<13>	58	BMREQ#	94	ADR<12>	130	CLKSEL0
23	D<12>	59	OVF#	95	ADR<13>	131	CLKEXT
24	D<11>	60	SAMEPAGE#	96	ADR<14>	132	CLKIN
25	D<10>	61	AS#	97	ADR<15>	133	IRQ11
26	D<9>	62	RDWR#	98	ADR<16>	134	IRQ10
27	D<8>	63	RDYOUT#	99	ADR<17>	135	IRQ9
28	BMODE8#	64	CS5#	100	READY#	136	IRQ8
29	V _{DD3}	65	V _{DD3}	101	V _{DD3}	137	V _{DD3}
30	Vss	66	Vss	102	Vss	138	Vss
31	D<7>	67	CS4#	103	ADR<18>	139	Reserved
32	D<6>	68	CS3#	104	ADR<19>	140	ASISEL
33	D<5>	69	CS2#	105	ADR<20>	141	D<31>
34	D<4>	70	CS1#	106	ADR<21>	142	D<30>
35	D<3>	71	CS0#	107	ADR<22>	143	D<29>
36	V _{DD5}	72	V _{DD5}	108	V _{DD5}	144	V _{DD5}

V_{DD3}: For internal power supply. V_{DD5}: For I/O power supply. Reserved: This pin must be open.

• MB86836

Pin no.	Pin symbol						
1	V _{DD3}	37	V _{DD3}	73	V _{DD3}	109	V _{DD3}
2	BMODE16#	38	D<2>	74	BE3#	110	MEXC#
3	D<28>	39	D<1>	75	BE2#	111	ADR<23>
4	D<27>	40	D<0>	76	BE1#	112	ASI<3>/ADR<24>
5	D<26>	41	TRST#	77	BE0#	113	ASI<2>/ADR<25>
6	D<25>	42	TCK*	78	VPD	114	ASI<1>/ADR<26>
7	D<24>	43	TMS*	79	IN0	115	ASI<0>/ADR<27>
8	D<23>	44	TDI*	80	NONCACHE#	116	IRL<3>/IRQ15
9	Vss	45	Vss	81	Vss	117	Vss
10	D<22>	46	TDO	82	ADR<2>	118	IRL<2>/IRQ14
11	D<21>	47	OUT0	83	ADR<3>	119	IRL<1>/IRQ13
12	D<20>	48	PRSCK0	84	ADR<4>	120	IRL<0>/IRQ12
13	D<19>	49	ERROR#	85	ADR<5>	121	FLOAT#
14	D<18>	50	LOCK#	86	ADR<6>	122	PDOWN#
15	D<17>	51	CTEST#	87	ADR<7>	123	WKUP#
16	D<16>	52	BREQ#	88	ADR<8>	124	RESET#
17	BTEST#	53	PBREQ#	89	ADR<9>	125	IDLEEN
18	V _{DD5}	54	V _{DD5}	90	V _{DD5}	126	V _{DD5}
19	Vss	55	Vss	91	Vss	127	Vss
20	D<15>	56	BGRNT#	92	ADR<10>	128	CLKSEL2
21	D<14>	57	BMACK#	93	ADR<11>	129	CLKSEL1
22	D<13>	58	BMREQ#	94	ADR<12>	130	CLKSEL0
23	D<12>	59	OVF#	95	ADR<13>	131	CLKEXT
24	D<11>	60	SAMEPAGE#	96	ADR<14>	132	CLKIN
25	D<10>	61	AS#	97	ADR<15>	133	IRQ11
26	D<9>	62	RDWR#	98	ADR<16>	134	IRQ10
27	D<8>	63	RDYOUT#	99	ADR<17>	135	IRQ9
28	BMODE8#	64	CS5#	100	READY#	136	IRQ8
29	V _{DD3}	65	V _{DD3}	101	V _{DD3}	137	V _{DD3}
30	Vss	66	Vss	102	Vss	138	Vss
31	D<7>	67	CS4#	103	ADR<18>	139	Reserved
32	D<6>	68	CS3#	104	ADR<19>	140	ASISEL
33	D<5>	69	CS2#	105	ADR<20>	141	D<31>
34	D<4>	70	CS1#	106	ADR<21>	142	D<30>
35	D<3>	71	CS0#	107	ADR<22>	143	D<29>
36	V _{DD5}	72	V _{DD5}	108	V _{DD5}	144	V _{DD5}

V_{DD3} : 2.5-V power pin (for supplying internal power)

V_{DD5} : 3.3-V power pin (for supplying I/O power)

Reserved: Leave the pin open.

VPD: Test pin. Usually fixed to the L level.

*: With an internal pull-down resistor

■ PIN DESCRIPTION

1. CPU Core Related Pins

Symbol	Pin name	I/O			F	unctio	n			
CLKIN	CLOCK	I		gulat	es external bus ased on the clo		tion.The	bus AC characte	ristics	
CLKEXT	EXTERNAL CLOCK BYPASS	I	PLL circuit; t	l at th heC"	is pin selects the	the ex	ternal clo	enerated by the in ock signal (input th e "L" level.		
RESET#	SYSTEM RESET	I	Reset input. The "L" input		this pin initialize	s the (CPU.			
				are u	sed to set the Il			and cache operatexternal clock frequ		
			CLKSE	L2	CLKSEL1	CLF	(SEL0	Internal clock		
CLKSEL0	INITEDNIAL		Н		L		L	×1		
CLKSEL1	INTERNAL CLOCK SELECT	I	Н		L		Н	×2		
CLKSEL2			Н		Н		L	×3		
			Н		Н		Н	×4		
			L		Н		Н	×5		
			Any other setting is prohibited.							
ASISEL	ADDRESS SPACE IDENTI- FIERS SELECT	I	Setting this grant state.	ects t pin to 6832	, this pin is pullo	ne "L"	with a re	the AS# pin in the sistor of about 50	kΩ.	
				AS	<3:0>/ADR<28	3:31>		3:0>/ADR<24:27>		
			L		ADR<28:31>			ADR<24:27>		
			<u>Н</u>		ASI<3:0>			ASI<3:0>		
CTEST# BTEST#	CTEST BTEST	I	Test pins. Fix these pi	ns us	ually to the "H"	level.				
ADR<27:2> or ADR<23:2> (MB86833/ 835/836)	ADDRESS BUS	I/O	The ADR<2 the signal for ing the 8/16- with BE2# a bus cycle; the In the bus g generator ci	Fix these pins usually to the "H" level. Address pin. The ADR<27:2>pin (ADR<23:2>pin on the MB86833/835/836)handles the signal for identifying an instruction address or data address.For using the 8/16-bit bus width, ADR<1> and ADR<0> are output multiplexed with BE2# and BE3#, respectively.This pin remains enabled during the bus cycle; the value output during the idle cycle is not guaranteed. In the bus grant state, the pin serves as an input used, e.g., by the CS generator circuit (while the "L" input to the AS# pin is prohibited with the ASISEL pin at the "L" level) and ADR<31:28> (ADR<31:24> on the						

(Continued)

Symbol	Pin name	I/O			Function					
D<31:0>	DATA BUS	I/O	data load, a be aligned Half words multiples o are used in 16-bit bus i	ovides a and data at addre and doo f the nu the 8-bi mode, a	a bidirectional data bus us a store operations. Instructesses which are multiples uble words must be alignembers 2 and 8, respective and 16-bit bus modes, repull-up resistor must be conditionally.	ctions of the ed at a ely. De espect	and we numbed ddress (7:0>) ively.	ord da per 4. ses w and D For us o the c	hich are 0<15:0> se in the data bus	
AS#	ADDRESS STROBE	I/O	bus cycle s READY# o In the bus g	tputs the starts win r RDYO grant sta	nal. e "L" level signal for the firs th the AS# signal asserted UT# signal asserted. Ite, the pin serves as an in nerator and wait state gen	d and put us	ends of	up with	h the	
RDWR#	READ/WRITE BUS TRANSACTION	I/O	Read/write signal. This pin outputs the "L" level signal when the current bus cycle is the write cycle or the "H" level signal when it is the read or idle cycle. The output level remains at "H" or "L" during the entire bus cycle from the beginning to end. In the bus grant state, the pin serves as an input used for generating the DWE0#-DWE3# and DOE# signals to enable the DRAM controller. The signal at this pin is not used when the DRAM controller is disabled.							
BE0#		0	Bye enable signals. These pins are used to indicate the bytes valid for in write mode when the 32-bit bus width is used. In read mode, all of the BE0# to BE3# signals are asserted regardless of the data type. For the 8-bit or 16-bit bus width, the BE2# and BE3# pins output ADR<1> and ADR<0>, respectively. The BE0# to BE3# pins remain enabled during the bus cycle; the output level during the idle cycle is not guaranteed. In the bus grant state, the pins enter the High-Z state and, only when the DRAM controller is on with the 16-bit bus width used, the BE2# pin serves as the ADR<1> input pin.							
BE1# BE2#	BYTE ENABLE	0 I/O	Width of bus		Access type	BE0#	BE1#	BE2#	BE3#	
BE3#		O			Byte-0 (D<31:24>) *	0	1	1	1	
					Byte-1 (D<23:16>)	1	0	1	1	
			Width of	Write	Byte-2 (D<15:8>)	1	1	0	1	
			32-bits	vvrite	Byte-3 (D<7:0>) Half word-0(D<31:16>)	0	0	1	1	
			bus		Half word-1(D<15:0>)	1	1	0	0	
					Word	0	0	0	0	
				Read	All data types	0	0	0	0	
				Road	All data types	J	J		tinued)	
								`	ontinued)	

(Continued)

Symbol	Pin name	I/O	Function						
			(Continued)						
			Width of bus		Access type		BE1#	BE2#	BE3#
					Byte-0 (D<15:8>)	1	0	0	0
			Byte-1 (D<7:0>) 0	0	1	0	0		
				NA/-it-	Byte-2 (D<15:8>)	1	0	1	0
					Byte-3 (D<7:0>)	0	1	1	0
			Width of 16-bits	Write	Half word-0 (D<15:0>)	0	0	0	0
			bus		Half word-1 (D<15:0>)	0	0	1	0
					Word (D<15:0>) access-0	0	0	1	0
					Word (D<15:0>)access-1	0	0	0	0
				Read	Access-0	0	0	0	0
				Reau	Access-1	0	0	1	0
					Byte-0	Х	Х	0	0
BE0#		0			Byte-1	Х	Х	0	1
BE1# BE2#	BYTE ENABLE	O I/O	Write Write Write Write Write Write Write Write Write Byte-3 Half word-0 access-1 Half word-0 access-0 X Half word-1 access-0 X Half word-1 access-1 X word access-0 X	Х	Х	1	0		
BE3#		0		Write	Byte-3	Х	Х	1	1
					Half word-0 access-1	Х	Х	0	1
					Half word-0 access-0	Х	Х	0	0
					Half word-1 access-0	Х	Х	1	1
					Half word-1 access-1	Х	Х	1	0
					word access-0	Х	Х	1	1
					word access-1	Х	Х	1	0
					word access-2	Х	Х	0	1
					word access-3	Х	Х	0	0
					Access-0	Х	Х	0	0
				Read	Access-1	Х	Х	0	1
				rtoad	Access-2	Х	Х	1	0
					Access-3	Х	Х	1	1
			* : The ma	rk such	as (D<31:24>) shows the b	oit of t	he dat	a bus	used.
CS0# CS1# CS2# CS3# CS4# CS5#	CHIP SELECT	0	Chip select signals. These chip select signals are asserted when the Address Range Specifier Register (ARSR) and Address Mask Register (AMR) is accessed with the CS Enable bit (bit 4) in the System Support Control Register (SSCR) set to "1." (Note, however, that only the CS0# pin is independent of the CS Enable bit.)						

(Continued)

Symbol	Pin name	I/O	Function
BREQ#	BUS REQUEST	I	Bus request signal. When the BREQ# signal is asserted by external bus mastering, the CPU releases the bus as shown below upon termination of the current bus cycle: (1)When executing the Atomic Load Store instruction, the CPU releases the bus after completing both of loading and storing. (2)When loading or storing a double word: If the BREQ# signal is asserted at the first word, the CPU releases the bus after transfer of the first word. If the BREQ# signal is asserted in the bus cycle for the second word, the CPU releases the bus after transfer of the second word. (3)When storing data at the 8/16-bit bus width: The CPU releases the bus after transfer of that size of data which is handled by the instruction (for example, after writing 8-bit data four times when storing word data using an 8-bit bus). (4)When loading data at the 8/16-bit bus width: The CPU releases the bus after transfer of one word. When the ASISEL pin is at the "L" level, the "L" input to the AS# pin is prohibited in the bus grant state.
BGRNT#	BUS GRANT	0	Bus grant signal. Upon reception of a bus request (BREQ#), the BGRNT# signal is asserted to notify the external device of the bus released status.
IRL3 IRL2 IRL1 IRL0	INTERRUPT RE- QUEST LEVEL	I	Interrupt input pins. These pins are used to input an encoded interrupt level. They handle a group of asynchronous input signals, notifying the IU (integer unit) of an interrupt level only when the same level is detected twice at the fall of an external clock pulse. IRL = 0000 $_2$ and IRL = 1111 $_2$ indicate no interrupt and a nonmaskable interrupt as defined in the SPARC architecture. IRL must be determined for priority by an external circuit and must be held until confirmed by the CPU.
READY#	EXTERNAL READY	I	Ready signal input pin. Input the "L" level signal to upon completion of a bus cycle. Upon reception of READY#="L", the CPU starts the next bus cycle. Note, however, that the "L" input to this pin is not necessary when the internal wait state generator circuit is used. For burst transfer, instruction fetch or data load using an 8-bit bus, instruction fetch or data load using an 16-bit bus, the pin must input the ready signal for the prescribed number of times whenever the address strobe signal is asserted.
MEXC#	MEMORY EXCEPTION	I	Memory access exception pin. If this pin inputs the "L" level signal in the same cycle as the ready signal input, the CPU handles it as an instruction access or data access exception to generate a trap. The operation of the device is unpredictable if the MEXC# signal is asserted at a timing other than the same cycle as the ready signal input. (An exception occurring with the PSR ET bit set to "0" results in an error state.)

(Continued)

Symbol	Pin name	I/O	Function
ERROR#	ERROR SIGNAL	0	Error signal. This pin outputs an error signal indicating that the CPU has stopped in the error state resulting from a trap occurring with traps disabled. The CPU can exit the error state only by a reset.
ASI<3:0>	ADDRESS SPACE IDENTIFIERS	I/O	ASI pin (address space identification signal) or ADR pin. Setting the ASISEL pin to "H" selects the ASI pin; setting it to "L" selects the ADR<28:31> pin on the MB86832/834 or ADR<24:27> pin on the MB86833/835/836. When the ASISEL pin is set to "L", the "L" input to the AS# pin is prohibited. A choice of these pins is supported by the MB8682/833/834/835/836 but not by the MB86831-66/80 (only ASI<3:0> is available). Like the ADR<27:2> pin (ADR<23:2> pin on the MB86833/835/836), this pin remains enabled for output during the bus cycle. The ASI pin serves as an input in the bus grant state, used for CS generation and internal resource address decoding. When ASI<3:0> is input from an external device, ASI<7:4> is handled as "0" in the CPU.
LOCK#	BUS LOCK	0	Bus lock signal. During execution of the Atomic Load Store instruction, the CPU asserts the LOCK# signal to indicate that the current bus transaction requires multiple transfers which cannot be divided. At a bus request (BREQ#) during execution of an atomic instruction, the CPU releases the bus (by asserting the BGRNT# signal) upon completion of the instruction execution. For normal use (where bus access permission is controlled by BREQ#/BGRNT#), the LOCK# signal need not be used.
RDYOUT#	READY OUTPUT	0	Ready signal output. This pin outputs the composite signal consisting of the ready signal generated by the internal wait state generator circuit and the external ready signal (READY#). While the delay of the internally generated ready signal is regulated based on the clock input, the input from the pin is output delayed as it is at the timing of generation of the external ready signal.
IDLEEN	IDLE ENABLE	I	Idle insertion enable pin. If the cycle that follows access to the CS0# area is load or store operation when this pin is at the "H" level, the CPU starts the next bus cycle after inserting two idle clock cycles. This is efficient when EPROM which takes long data bus output off time is connected directly to the CPU.When this pin is at the "L" level, the CPU inserts only one idle cycle before a write cycle immediately after a read cycle (this control is compatible with conventional SPARClite processors). Fix this pin at the "H" or "L" level.
BMODE8# BMODE16#	BOOT MODE 8 BOOT MODE 16	I	CS0# area bus width setting signals. These pins input signals at a reset to determine the bus width of the CS0# area. Setting the BMODE8# pin to "L" selects the 8-bit bus mode; setting the BMODE16# pin to "L" selects the 16-bit bus mode. (The bus width for the CS1#-CS5# area is specified by the Bus Width/Cacheable Control Register (BWCR).) Fix these pins to "L" or "H". However, it is not allowed to set both of them to "L".

(Continued)

Symbol	Pin name	I/O	Function
NONCACHE#	NON-CACHE- ABLE	ı	Non-cacheable signal. This pin inputs the signal for exclusion from data caching. The NON-CACHE# signal is enabled by setting the Cacheability Enable bit (bit 7) in the Cache/BIU Control Register (CBIR). The "L" input to this pin when data is read prevents the data and its address from being written to the data cache (the NONCACHE# signal is disabled at an instruction fetch). Usually, the NONCACHE# signal must be asserted in the cycle in which the address strobe signal is asserted. Even if the NON-CACHE# signal is asserted after a delay of one or more cycles, however, the signal can be used by setting the Non-cacheable bit (bit 9, bit 8) in the Cache/BIU Control Register (CBIR).
PDOWN#	POWER DOWN	0	Sleep mode (low power consumption mode) output pin. "L" level input to this pin releases the CPU from the sleep mode (low power consumption mode) to start operation. Although the pin is an asynchronous input, it requires an "L" width of at least two clock cycles. Input "L" to this pin only when the PDOWN# pin is at the "L" level.
WKUP#	WAKE-UP	I	Sleep mode (low power consumption mode) cancel pin. "L" input to this pin cancels the CPU sleep mode (low power consumption mode), causing the CPU to start operation. Although the pin is an asynchronous input, it requires an "L" width of at least two clock cycles. Input the "L" signal to this pin only when PDOWN# is "L". When PDOWN# goes "H", set this pin to "H".
BMREQ#	BURST MODE REQUEST	0	Burst transfer request pin. If a cache miss occurs when the Instruction Burst Enable bit or Data Burst Enable bit in the Bus Control Register (BCR) has been set, the CPU sets the BMREQ# signal to "L" and requests external memory for burst transfer. The BMREQ# signal is also asserted when the DRAM Burst Enable bit in the System Support Control Register (SSCR) has been set. In this case, however, the external device need not return the BMACK# signal because the internal DRAM controller responds to the request.
BMACK#	BURST MODE ACKNOWL- EDGE	I	Burst mode acknowledge input. When a burst transfer request is issued, the burst transfer mode is established if the "L" level asserted until the same cycle as the READY# signal is input to this pin. (It is also established either when the "L" level is input in the same cycle as the READY# signal or when the "L" level input in an earlier cycle continues until the same cycle as the READY# signal.) When the DRAM Burst Enable bit in the System Support Control Register (SSCR) has been set, the burst transfer mode is established even though this pin receives the BMACK# signal.
PBREQ#	PROCESSOR BUS REQUEST	0	Processor bus request signal. When the CPU requires accessing an external bus The PBREQ# signal is asserted to issue a processor bus request to the external bus master when the CPU requires accessing an external bus (when it requires external access after a cache miss) while the CPU has relinquished bus access permission. (Continued)

(Continued)

Symbol	Pin name	I/O	Function
OVF#	TIMER OVER- FLOW	0	Timer overflow signal. This pin outputs the "L" pulse when the timer reaches 0 after starting counting according to the settings in the DRAM Refresh Timer Register and DRAM Refresh Timer Pre-load Register with the TIMER ON/OFF bit in the System Support Control Register (SSCR) set to "1" The pulse width is the 1-clock width of the external bus clock when bit 31 in the DRAM Refresh Timer Pre-load Register is "0". When the bit is "1", the pulse width is the 3-clock width. The timer performs counting based on the external bus clock. Although this pin is used usually for the DRAM refresh request signal, it can be connected to the interrupt input (IRQx) of the interrupt controller (IRC) when the pulse width has been specified as the 3-clock width.
SAMEPAGE#	SAME PAGE DETECT	0	Same-page detection output pin. When the Same-Page Enable bit in the System Support Control Register (SSCR) has been "1", this pin outputs the "L" level if the CS4# pin is at the "L" level and if the address masked by the Same-Page Mask Register (SPGMR) matches the previously accessed address when compared. The SAMEPAGE# signal remains output during the bus cycle.
FLOAT#	FLOATING	I	Pin float input. Fixing this pin at the "L" level puts all of the output pins and bidirectional pins to the High-Z state.

· State of pins

Pin symbol	At reset	At bus grant
ADR<27:2>	O (X)	I (D)
AS#	O (H)	I (Z)
BE0#	O (X)	O (Z)
BE2#	O (X)	I (Z)
CS0# to CS5#	O (H)	O (V)
ERROR#	O (H)	O (V)
LOCK#	O (H)	O (Z)
PDOWN#	O (H)	O (H)
PBREQ#	O (H)	O (V)
SAMEPAGE#	O (H)	O (V)

Pin symbol	At reset	At bus grant
D<31:0>	I (Z)	I (Z)
RDWR#	O (H)	I (Z)
BE1#	O (X)	O (Z)
BE3#	O (X)	O (Z)
BGRNT#	O (H)	O (L)
ASI<3:0>	O (X)	I (Z)
RDYOUT#	O (V)	O (V)
BMREQ#	O (H)	O (H)
OVF#	O (H)	O (V)

- O (V): The circuit is active with the output at a valid level.
- O(X): The circuit is inactive with the output indeterminate.
- O (Z) :Output pins and High-Z.
- O (H) :The "H"level is output.
- O (L) :The "L" level is output.
- I(Z): Input pins and High-Z
- I (D) :When the DRAM controller has been enabled, the pin is switched to serve as an output, from the clock cycle that follows the clock cycle in which the AS# pin becomes "L", and remains as the output until the ready signal input pin becomes "L". When the DRAM controller has been disabled, the pin enters the High-Z state.

2. DRAM Controller Related Pins (MB86831/832/833/834/835)

Symbol	Pin name	1/0	Function
RAS0# RAS1# RAS2# RAS3#	DRAM ROW ADDRESS STROBE	0	DRAM controller RAS outputs. The RAS0# to RAS3# signals are control signals corresponding to DRAM banks 0 to 3, respectively. The MB86833/835 does not support banks 1 to 3 because the RAS1# to RAS3# pins do not exist on the chip.
CAS0# CAS1# CAS2# CAS3#	DRAM COLUMN ADDRESS STROBE	0	DRAM CAS control outputs. For using the 32-bit bus width along with 2-CAS DRAM, the CAS0# to CAS3# pins are controlled in association with byte 0 (b31 to b24), byte 1 (b23 to b16), byte 2 (b15 to b8), and byte 3 (b7 to b0), respectively. For using the 16-bit bus width along with 2-CAS DRAM, the CAS2# and CAS3# pins correspond to byte 0 (byte data at an even-numbered address) and byte 1 (byte data at an odd-numbered address), respectively. When the 16-bit bus width is used, the outputs from the CAS0# and CAS1# pins are unpredictable. When 2-WE DRAM is used, the CAS0# to CAS3# pins provide the same output.
DWE0# DWE1# DWE2# DWE3#	DRAM WRITE ENABLE	0	DRAM write enable control outputs. For using 2-WE DRAM, the DWE0# to DWE3# signals are controlled in association with byte 0 (b31 to b24), byte 1 (b23 to b16), byte 2 (b15 to b8), and byte 3 (b7 to b0), respectively. When 2-CAS DRAM is used, the DWE0# to DWE3# pins provide the same output. The DWE1# to DWE3# pins do not exist on the MB86833/835.
DOE#	DRAM OUTPUT	0	DRAM OE control output. When fast-page DRAM is used, the DRAM can be controlled without using the DOE# signal because the DWEx# and CASx# pins are controlled at the early write timing. When EDO (hyper page mode) DRAM is used, the DOE# signal is required for high-impedance control of the DRAM output.
ADR<13:2>	ADDRESS BUS	I/O	DRAM address signal. The DRAM controller outputs the multiplexed row and column addresses to a CPU address pin of ADR<13:2>.

· State of pins

Pin symbol	At reset	At bus grant
RAS3# to RAS0#	O (H)	O (V)
DOE#	O (H)	O (V)

Pin symbol	At reset	At bus grant
CAS3# to CAS0#	O (H)	O (V)
ADR<13:2>	O (X)	I (D)

- O (V): The circuit is active with the output at a valid level.
- O(X): The circuit is inactive with the output indeterminate.
- O (H): The "H" level is output.
- I (D) : When the DRAM controller has been enabled, the pin is switched to serve as an output, from the clock cycle that follows the clock cycle in which the AS# pin becomes "L", and remains as the output until the ready signal input pin becomes "L". When the DRAM controller has been disabled, the pin enters the High-Z state.

3. Interrupt controller (IRC) Related Pins

Symbol	Pin name	I/O	Function
IRQ15/IRL3 IRQ14/IRL2 IRQ13/IRL1 IRQ12/IRL0 IRQ11 IRQ10 IRQ9 IRQ8	INTERRUPT REQUEST	I	Interrupt input pins. When the active level set for the interrupt controller (IRC) trigger mode is input to these pins, the request sense register of the interrupt controller (IRC) holds the interrupt request. (The interrupt controller (IRC) evaluates priority levels and performs coding for the IRL<3:0> pin, and notifies the CPU core of the interrupt level.) The IRQ15 to IRQ12 signals are assigned to the IRL<3:0> pin. They function as IRQ15 to IRQ12 when the interrupt controller (IRC) becomes enabled.

4. Signals for the general-purpose 16-bit timer (MB86836)

Symbol	Pin name	I/O	Function
PRSCK0	Prescaler Clock Output0	0	Prescaler output pin. The external clock mode is not supported, which is included in the functions of the prescaler on the MB86942. The pin is reset to "L".
OUT0	Timer Output0	0	Timer output pin. The external clock mode is not supported, which is included in the functions of the timer on the MB86942. The pin is reset to "L".
IN0	Timer Input0	I	Timer count operation control pin. This pin inputs the GATE signal in MODE0 to MODE3 and the external trigger signal in MODE4. This pin has an internal pull-down resistor.

• Pin status

Symbol	Reset	Bus granted
PRSCK0	O (L)	O (V)
OUT0	O (L)	O (V)

Note: O (L): Output "L" level

O (V): Circuit activated; effective level is output


5. DDSU (Debug Support Unit) Related Pins (MB86832/834)

Symbol	Pin name	I/O	Function
EMUBRK#	Emulator Break	I	Emulator Break pin. When a reset is canceled, the EMUBRK# signal level is input to set a mode in combination with the EMUENG# signal level. The MB86832 contains a pull-up resistor (about 50 k Ω). Leave this pin open when the DSU (debug support unit) is not used. The MB86834 has no pull-up resistor.
EMUENB#	Emulator Enable	I/O	Emulator Enable pin. When a reset is canceled, the EMUENB# signal level is input to set a mode in combination with the EMUBRK# signal level. When a reset is canceled, this pin becomes an output pin after four clock cycles if either (DSUBRK# = DSUENB# = "L") or (DSUBRK# = "H", DSUENB# = "L") is set. The MB86832 contains a pull-up resistor (about 50 k Ω). Leave this pin open when the DSU (debug support unit) is not used. The MB86834 has no pull-up resistor.
EMUD<3:0>	Emulator Data Bus	I/O	Emulator Data pin. This pin outputs traced instruction addresses divided into eight components in the monitor mode. It also inputs instruction codes and outputs instruction or data addresses in the DSU mode. Since this pin serves as an output with the DSU disabled, leave the pin open if the DSU (debug support unit) is not to be used.
EMUSD<3:0>	Emulator Status/ Data Bus	I/O	Emulator Status/Data pin. This pin outputs the CPU status in the monitor mode and. It also inputs instruction codes and outputs instruction or data addresses in the DSU mode. Since this pin serves as an output with the DSU disabled, leave the pin open if the DSU (debug support unit) is not to be used.

6. Signals for the JTAG Test Port (MB86836)

Symbol	Pin name	I/O	Function
тск	Test Clock	I	JTAG test clock input pin. This pin has an internal pull-down resistor.
TMS	Test Mode	I	JTAG test mode selection pin. This pin has an internal pull-down resistor.
TDI	Test Data In	I	JTAG test data input pin. This pin has an internal pull-down resistor.
TDO	Test Data Out	0	JTAG test data output pin.
TRST#	Test Reset	I	JTAG test reset pin. This pin is reset to "L". It has an internal pull-down resistor.

■ BLOCK DIAGRAM



*1:The cache capacity is as follows.

Parts number Item	MB86831	MB86832	MB86833	MB86834	MB86835	MB86836
Instruction cash	4 KB/2 way	8 KB/2 way	1 KB/Direct	16 KB/2 way	4 KB/2 way	8 KB/2 way
Data cash	2 KB/2 way	8 KB/2 way	1 KB/Direct	16 KB/2 way	2 KB/2 way	8 KB/2 way

^{*2:}DSU (debug support unit) is added with MB86832/834.

■ ELECTRIC CHARACTERISTICS

1. ABSOLUTE MAXIMUM RATINGS

(1)MB86831-66/MB86832-66/MB86833

(Vss = 0.0 V)

Parameter	Symbol	Rat	Rating		
	Symbol	Min.	Max.	Unit	
Power supply voltage(I/O)	V _{DD5}	- 0.5	6	V	
Power supply voltage(Internal)	V _{DD3}	- 0.5	4	V	
Input voltage	Vı	- 0.5	V _{DD5} + 0.5	V	
Storage temperature	Тѕтс	– 55	+ 125	°C	
Temperature at bias	TBIAS	0	+ 70	°C	
Overshoot		Within VDD5 + 1.0	_		
Undershoot		Within Vss – 1.0	V (Within 50 ns)	_	

(2)MB86834-108,-120/MB86836-90,-108

(Vss = 0.0 V)

Parameter	Symbol	Rat	Unit	
	Symbol	Min.	Max.	Offic
Power supply voltage(I/O)	VDD5(VDDE)	- 0.5	4.0	V
Power supply voltage(Internal)	VDD3(VDDI)	- 0.5	3.0	V
Input voltage	Vı	- 0.5	V _{DDE} + 0.5	V
Storage temperature	Тѕтѕ	– 55	+ 125	°C
Temperature at bias	TBIAS	0	+ 70	°C

(3)MB86835

(Vss = 0.0 V)

Parameter	Symbol	Rat	Unit	
raiailletei	Syllibol	Min.	Max.	Onit
Power supply voltage(I/O)	V _{DD5}	- 0.5	4	V
Power supply voltage(Internal)	V _{DD3}	- 0.5	4	V
Input voltage	Vı	- 0.5	V _{DD5} + 0.5	V
Storage temperature	Tstg	– 55	+ 125	°C
Temperature at bias	TBIAS	0	+ 70	°C
Overshoot	_	Within V _{DD5} + 1.0	_	
Undershoot	_	Within Vss – 1.0	_	

(Notes on Board Wiring)

- For connecting the power supply and ground (GND), use multiple V_{DD} and V_{SS} pins. The system board based on the MB86830 series must be a multilayer board containing power supply (V_{DD}) and GND (V_{SS}) layers for stable power supply. Leave any pin designated as "N.C." unconnected.
- Insert sufficient decoupling capacitors near the MB86830 series. Changes to the output levels of many of the output pins on the MB86830 series (in particular, those with large load capacitance) may cause variation in power supply.
- For those systems which run at a high frequency, low-inductance capacitors and mutual wiring are recommended. Inductance can be lowered by shortening the distance between the processor and decoupling capacitor.
- For system reliability, the pin entering the tristate when the MB86830 series enters the bus grant state should be driven by a bus master. In particular, the LOCK#, ADR<27:2>, ASI<3:0> (ASI<3:0>/ADR<28:31>, ASI<3:0> /ADR<24:27>), BE0# to BE3#, D<31:0>, AS#, and RDWR# pins must be driven by other bus masters. Usually, these pins require no external pull-up resistor because they are driven by the processor when the processor is active or idle.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. RECOMMENDED OPERATING CONDITIONS

(1)MB86831-66/MB86832-66/MB86833

(Vss = 0.0 V)

Parameter	Symbol		Value		Unit
	Syllibol	Min.	Тур.	Max.	Ollit
Power supply voltage (I/O = 5.0 V)	V _{DD5}	4.75	5.0	5.25	V
Power supply voltage (I/O = 3.3 V)	V _{DD5}	3.0	3.3	3.6	V
Power supply voltage (internal)	V _{DD3}	3.0	3.3	3.6	V
"L" level input voltage	VIL	0		$V_{\text{DD3}} \times 0.25$	V
"H" level input voltage	ViH	V _{DD3} × 0.65	_	V _{DD5}	V
Operating temperature	Topr	0	+ 25	+ 70	°C

(2)MB86831-80/MB86832- 80, -100

(Vss = 0.0 V)

Parameter	Symbol		Value		Unit
	Syllibol	Min.	Тур.	Max.	Oilit
Power supply voltage (I/O = 5.0 V)	V _{DD5}	4.75	5.0	5.25	V
Power supply voltage (I/O = 3.3 V)	V _{DD5}	3.15	3.3	3.45	V
Power supply voltage (internal)	V _{DD3}	3.15	3.3	3.45	V
"L" level input voltage	VIL	0	_	$V_{\text{DD3}} \times 0.25$	V
"H" level input voltage	VIH	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
Operating temperature	Topr	0	+ 25	+ 70	°C

(3)MB86834-108,-120/MB86836-90,-108

(Vss = 0.0 V)

Parameter	Symbol		Unit		
	Symbol	Min.	Тур.	Max.	Offic
Power supply voltage (I/O)	VDD5(VDDE)	3.15	3.3	3.45	V
Power supply voltage (internal)	VDD3(VDDE)	2.4	2.5	2.6	V
"L" level input voltage	VIL	- 0.3	_	0.8	V
"H" level input voltage	VIH	2.0	_	V _{DDE} + 0.3	V
Operating temperature	Topr	0	+ 25	+ 70	°C

(4)MB86835

(Vss = 0.0 V)

Parameter	Symbol		Unit		
	Symbol	Min.	Тур.	Max.	Offic
Power supply voltage (I/O = 3.3 V)	V _{DD5}	3.15	3.3	3.45	V
Power supply voltage (internal)	V _{DD3}	3.15	3.3	3.45	V
"L" level input voltage	VIL	0	_	$V_{\text{DD3}} \times 0.25$	V
"H" level input voltage	VIH	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
Operating temperature	Topr	0	+ 25	+ 70	°C

• The MB86831/832/833 can be used with a 5.0-V or 3.3-V interface.

5.0-V interface: $V_{DD5} = 5.0 \text{ V}$, $V_{DD3} = 3.3 \text{ V}$ (two power supplies)

3.3-V interface: $V_{DD5} = V_{DD3} = 3.3 \text{ V}$ (single power supply)

- When the 3.3-V interface is used, all signals input to the MB86830 series must be 3.3 V because the MB86830 series cannot input 5.0-V signals with that interface.
- When the 5.0-V interface is used, the output fully swings at 5.0 V. Although the input is always defined by a 3.3-V power supply, it can also accept 3.3 V or more.
- When the 5.0-V interface is used, the MB86830 series requires two power supplies. Follow the procedures below to turn on and off these power supplies:

Power-on procedure: $V_{DD3} \rightarrow V_{DD5} \rightarrow signal$

Shutdown procedure: Signal \rightarrow VDD5 \rightarrow VDD3

• The MB86834/836 requires two power supplies of V_{DDE} (3.3-V system) and V_{DDI} (2.5-V system). Follow the procedures below to turn on and off these power supplies:

Power-on procedure: $V_{DDI} \rightarrow V_{DDE} \rightarrow signal$ Shutdown procedure: $Signal \rightarrow V_{DDE} \rightarrow V_{DDI}$

- The MB86835 has two V_{DD}, V_{DD3} and V_{DD5}. Connect each of them to a 3.3-V power supply.
- The MB86834/835/836 uses only a 3.3-V interface; they cannot accept 5-V signals.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(1)MB86831-66 (Maximum internal operation frequency:66 MHz)

• 5.0 V interface

(VDD5 = 5.0 V \pm 5%, VDD3 = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = 0 °C to + 70 °C)

Parameter	Symbol	Condition	Value			Unit
raiailletei	Symbol	Condition	Min.	Тур.	Max.	Onit
"L" level input voltage	VIL	_	0	_	$V_{DD3} \times 0.25$	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 4 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = -4 mA	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	Li	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	lız	Vout = 0 or Vdd5	- 10		10	μΑ
Power supply current (VDD5)	I _{DD}	33 MHz No-load	_	40	_	mA
Power supply current (VDD3)	I _{DD}	66 MHz	_	150	_	mA
At sleep power supply current(VDD3)	ISLEEP	66 MHz	_	15	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz	_	_	16	pF

• 3.3 V interface

 $(V_{DD5} = V_{DD3} = 3.3 \text{ V} \pm 0.3\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C})$

Parameter	Symbol	Condition		Value		- Unit
Parameter	Symbol	Condition	Min.	Тур.	Max.	
"L" level input voltage	VIL	_	0	_	$V_{DD3} \times 0.25$	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = −2 mA	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	lu	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	lız	Vout = 0 or VDD5	- 10	_	10	μΑ
Power supply current (VDD5)	IDD	33 MHz No-load	_	30	_	mA
Power supply current (VDD3)	IDD	66 MHz	_	150	_	mA
At sleep power supply current(VDD3)	ISLEEP	66 MHz	_	15	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz	_	_	16	pF

(2)MB86831-80 (Maximum internal operation frequency:80 MHz)

• 5.0 V interface

 $(V_{DD5} = 5.0 \text{ V} \pm 5\%, V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Symbol	Condition	Value			Unit
rarameter	Syllibol	Condition	Min.	Тур.	Max.	Onit
"L" level input voltage	VIL	_	0	_	V _{DD3} × 0.25	V
"H" level input voltage	ViH	_	$V_{DD3} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 4 mA	0	_	0.4	V
"H" level output voltage	Vон	$I_{OH} = -4 \text{ mA}$	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	lu	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	ILZ	Vout = 0 or Vdd5	- 10		10	μΑ
Power supply current (VDD5)	IDD	40MHz No-load	_	50	_	mA
Power supply current (VDD3)	IDD	80MHz	_	200	_	mA
At sleep power supply current(V _{DD3})	ISLEEP	80MHz	_	20	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz	_	_	16	pF

• 3.3 V interface

(VDD5 = 5.0 V \pm 5%, VDD3 = 3.3 V \pm 0.15 V, Vss = 0.0 V, TA = 0 °C to + 70 °C)

Parameter	Symbol	Condition		Value	Unit	
rarameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"L" level input voltage	VIL	_	0	_	VDD3 $ imes$ 0.25	V
"H" level input voltage	VIH	_	$V_{DD3} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = − 2 mA	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	Li	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	lız	Vout = 0 or Vdds	- 10		10	μΑ
Power supply current (VDD5)	IDD	40MHz No-load	_	36	_	mA
Power supply current (VDD3)	IDD	80MHz	_	200	_	mA
At sleep power supply current(VDD3)	ISLEEP	80MHz	_	20	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz	_	_	16	pF

(3)MB86832-66 (Maximum internal operation frequency:66 MHz)

• 5.0 V interface

(VDD5 = 5.0 V \pm 5%, VDD3 = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = 0 °C to +70 °C)

Parameter	Symbol Condition	Condition			Unit	
raiametei	Symbol	Condition	Min.	Тур.	Max.	Ollit
"L" level input voltage	VIL	_	0	_	$V_{\text{DD3}} \times 0.25$	V
"H" level input voltage	VIH		$V_{DD3} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 4 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = $-4 mA$	V _{DD5} – 0.5	_	V _{DD5}	V
Input leakage current	lu	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	lız	Vout = 0 or Vdd5	- 10	_	10	μΑ
Power supply current (VDD5)	IDD	33 MHz No-load	_	40	_	mA
Power supply current (VDD3)	IDD	66 MHz	_	200	_	mA
At sleep power supply current(VDD3)	ISLEEP	66 MHz	_	15	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_1 = 0$ f = 1 MHz	_	_	16	pF

• 3.3 V interface

(V_{DD5} = V_{DD3} = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = 0.0 V, T_A = $0 \, ^{\circ}\text{C}$ to $+70 \, ^{\circ}\text{C}$)

Parameter	Symbol	Condition			Unit	
rarameter	Syllibol	Condition	Min.	Тур.	Max.	Offic
"L" level input voltage	VIL	_	0	_	V _{DD3} × 0.25	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V
"H" level output voltage	Vон	$I_{OH} = -2 \text{ mA}$	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	Li	$V_{IN} = 0$ or V_{DD5}	- 10	_	10	μΑ
Trial state output leakage current	lız	Vout = 0 or Vdd5	- 10	_	10	μΑ
Power supply current (VDD5)	I _{DD}	33 MHz No-load	_	30		mA
Power supply current (VDD3)	IDD	66 MHz	_	200	_	mA
At sleep power supply current(V _{DD3})	ISLEEP	66 MHz	_	15	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_1 = 0$ f = 1 MHz	_	_	16	pF

(4)MB86832-80 (Maximum internal operation frequency:80 MHz)

• 5.0 V interface

 $(V_{DD5} = 5.0 \text{ V} \pm 5\%, V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Symbol	Condition			Unit	
rarameter	Symbol Condition	Condition	Min.	Тур.	Max.	Onit
"L" level input voltage	VIL	_	0	_	V _{DD3} × 0.25	V
"H" level input voltage	ViH	_	$V_{DD3} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 4 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = -4 mA	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	lu	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	ILZ	Vout = 0 or Vdds	- 10		10	μΑ
Power supply current (VDD5)	IDD	40MHz No-load	_	50	_	mA
Power supply current (VDD3)	IDD	80MHz	_	250	_	mA
At sleep power supply current(V _{DD3})	ISLEEP	80MHz	_	20	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz	_	_	16	pF

• 3.3 V interface

 $(V_{DD5} = V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Symbol	Condition			- Unit	
Parameter	Syllibol	Condition	Min.	Тур.	Max.	Oill
"L" level input voltage	VIL	_	0	_	V _{DD3} × 0.25	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = −2 mA	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	Li	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	ILZ	Vout = 0 or VDD5	- 10		10	μΑ
Power supply current (VDD5)	IDD	40MHz No-load	_	36	_	mA
Power supply current (VDD3)	IDD	80MHz	_	250	_	mA
At sleep power supply current(VDD3)	ISLEEP	80MHz	_	20	_	mA
Capacity of pins	CPIN	V _{DD5} = V _I = 0 f = 1 MHz	_	_	16	pF

(5)MB86832-100 (Maximum internal operation frequency:100 MHz)

• 5.0 V interface

 $(V_{DD5} = 5.0 \text{ V} \pm 5\%, \text{ V}_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C})$

Parameter	Symbol	Condition			Unit	
rarameter	Symbol Condition	Condition	Min.	Тур.	Max.	Unit
"L" level input voltage	VIL	_	0	_	V _{DD3} × 0.25	V
"H" level input voltage	ViH	_	$V_{DD3} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 4 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = $-4 mA$	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	lu	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	ILZ	Vout = 0 or VDD5	- 10		10	μΑ
Power supply current (VDD5)	IDD	33MHz No-load	_	40	_	mA
Power supply current (VDD3)	IDD	100MHz	_	300	_	mA
At sleep power supply current(VDD3)	ISLEEP	100MHz	_	25	_	mA
Capacity of pins	CPIN	V _{DD5} = V _I = 0 f = 1 MHz	_	_	16	pF

• 3.3 V interface

 $(V_{DD5} = V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Symbol	Condition			Unit	
raiailletei	Syllibol		Min.	Тур.	Max.	Offic
"L" level input voltage	VIL	_	0	_	$V_{\text{DD3}} \times 0.25$	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	VoL	IoL = 2 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = $-2 mA$	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	I LI	VIN = 0 or VDD5	- 10	_	10	μΑ
Trial state output leakage current	lız	Vout = 0 or VDD5	- 10	_	10	μΑ
Power supply current (VDD5)	IDD	33MHz No-load	_	30	_	mA
Power supply current (VDD3)	IDD	100MHz	_	300	_	mA
At sleep power supply current(VDD3)	ISLEEP	100MHz	_	25	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz	_		16	pF

(6)MB86833 (Maximum internal operation frequency:66 MHz)

• 5.0 V interface

(VDD5 = 5.0 V \pm 5%, VDD3 = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = 0 °C to +70 °C)

	Ì					
Parameter	Symbol	Condition		Value		Unit
r drameter	- Cymbon	Gondinon	Min.	Тур.	Max.	• • • • • • • • • • • • • • • • • • •
"L" level input voltage	VIL	_	0	_	$V_{\text{DD3}} \times 0.25$	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 4 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = $-4 mA$	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	lu	$V_{IN} = 0$ or V_{DD5}	- 10	_	10	μΑ
Trial state output leakage current	ILZ	Vout = 0 or Vdd5	- 10		10	μΑ
Power supply current (VDD5)	IDD	33 MHz No-load	_	40		mA
Power supply current (VDD3)	I _{DD}	66 MHz	_	120	_	mA
At sleep power supply current(VDD3)	ISLEEP	66 MHz	_	15	_	mA
Capacity of pins	Сым	$V_{DD5} = V_I = 0$ f = 1 MHz	_	_	16	pF

• 3.3 V interface

 $(V_{DD5} = V_{DD3} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C})$

Parameter	Symbol	Condition			Unit	
Parameter	Syllibol	Condition	Min.	Тур.	Max.	Offic
"L" level input voltage	VIL	_	0	_	$V_{DD3} \times 0.25$	V
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = $-2 mA$	V _{DD5} - 0.5	_	V _{DD5}	V
Input leakage current	lu	$V_{IN} = 0 \text{ or } V_{DD5}$	- 10	_	10	μΑ
Trial state output leakage current	ILZ	Vout = 0 or Vdd5	- 10		10	μΑ
Power supply current (VDD5)	IDD	33 MHz No-load	_	30	_	mA
Power supply current (VDD3)	I _{DD}	66 MHz	_	120	_	mA
At sleep power supply current(VDD3)	ISLEEP	66 MHz	_	15	_	mA
Capacity of pins	CPIN	$V_{DD5} = V_1 = 0$ f = 1 MHz	_	_	16	pF

(7)MB86834-108 (Maximum internal operation frequency:108 MHz)

 $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Symbol	Condition	Value			Unit
Parameter	Symbol		Min.	Тур.	Max.	Offic
"L" level input voltage	VIL	_	0	_	0.8	V
"H" level input voltage	VIH	_	2.0	_	VDDE	V
"L" level output voltage	Vol	IoL = 2.0mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = -2.0 mA	VDDE - 0.4	_	VDDE	V
Input leakage current	lu	VIN = 0 or VDDE	- 5	_	5	μΑ
Trial state output leakage current	lız	Vout = 0 or VDDE	– 5	_	5	μΑ
Power supply current (VDD5)	I _{DD}	33 MHz No-load	_	30	_	mA
Power supply current (VDD3)	I _{DD}	108 MHz	_	250	_	mA
At sleep power supply current(V _{DD3})	ISLEEP	108 MHz	_	20	_	mA
Capacity of pins	CPIN	$V_{DDE} = V_{I} = 0$ f = 1 MHz	_	_	16	pF

(8)MB86834-120 (Maximum internal operation frequency:120 MHz)

 $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Symbol	Condition		l lmi4		
raiailletei	Symbol		Min.	Тур.	Max.	Unit
"L" level input voltage	VIL	_	0	_	0.8	V
"H" level input voltage	Vін	_	2.0		VDDE	V
"L" level output voltage	Vol	IoL = 2.0mA	0	_	0.4	V
"H" level output voltage	Vон	Iон = - 2.0mA	V _{DDE} - 0.4	_	V _{DDE}	V
Input leakage current	lu	VIN = 0 or VDDE	- 5	_	5	μΑ
Trial state output leakage current	ILZ	Vout = 0 or VDDE	- 5	_	5	μΑ
Power supply current (VDD5)	IDD	40 MHz No-load	_	36	_	mA
Power supply current (VDD3)	IDD	120 MHz	_	280	_	mA
At sleep power supply current(VDD3)	ISLEEP	120 MHz	_	23	_	mA
Capacity of pins	CPIN	$V_{DDE} = V_{I} = 0$ f = 1 MHz	_	_	16	pF

(9)MB86835 (Maximum internal operation frequency:84 MHz)

 $(V_{DD5} = V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = 0 \text{ °C to } + 70 \text{ °C})$

Parameter	Symbol	Symbol Condition -		Value			
Parameter	Symbol			Тур.	Max.	Unit	
"L" level input voltage	VIL	_	0	0 — V _{DD3} × 0.25		V	
"H" level input voltage	VIH	_	$V_{\text{DD3}} \times 0.65$	_	V _{DD5}	V	
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V	
"H" level output voltage	Vон	Iон = −2 mA	V _{DD5} - 0.5	_	V _{DD5}	V	
Input leakage current	lu	$V_{IN} = 0 \text{ or } V_{DD5}$	- 10	_	10	μΑ	
Trial state output leakage current	lız	Vout = 0 or VDD5	- 10	_	10	μΑ	
Power supply current (VDD5 + VDD3)	IDD	84 MHz No-load	_	200	_	mA	
At sleep power supply current (V _{DD3})	ISLEEP	84 MHz	_	20	_	mA	
Capacity of pins	CPIN	$V_{DD5} = V_1 = 0$ f = 1 MHz	_	_	16	pF	

(10)MB86836-90 (Maximum internal operation frequency:90 MHz)

 $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Parameter	Cumbal	Condition			Unit		
Parameter	Symbol	Symbol Condition		Min. Typ.		Oille	
"L" level input voltage	VIL	_	0	_	0.8	V	
"H" level input voltage	VIH	_	2.0	_	V _{DD5}	V	
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V	
"H" level output voltage	Vон	Iон = −2 mA	V _{DD5} - 0.4	_	V _{DD5}	V	
Input leakage current	lu	$V_{IN} = 0 \text{ or } V_{DD5}$	- 5	_	5	μΑ	
Trial state output leakage current	ILZ	Vout = 0 or Vdd5	- 5	_	5	μА	
Power supply current (VDD5 = 3.3 V)	IDD	40 MHz No-load	_	36	_	mA	
Power supply current (VDD3 = 2.5 V)	IDD	90 MHz	_	180	_	mA	
At sleep power supply current	ISLEEP	90 MHz	_	17	_	mA	
Capacity of pins	CPIN	$V_{DD5} = V_I = 0$ f = 1 MHz			16	pF	

(11)MB86836-108 (Maximum internal operation frequency:108 MHz) $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = 0 \text{ °C to } + 70 \text{ °C})$

Parameter	Symbol Condition			Unit			
Farameter	Symbol	Condition	Min.	Тур.	Max.	Oille	
"L" level input voltage	VIL	_	0	_	0.8	V	
"H" level input voltage	VIH	_	2.0	_	V _{DD5}	V	
"L" level output voltage	Vol	IoL = 2 mA	0	_	0.4	V	
"H" level output voltage	Vон	Iон = −2 mA	V _{DD5} – 0.4	_	V _{DD5}	V	
Input leakage current	lu	$V_{IN} = 0 \text{ or } V_{DD5}$	- 5	_	5	μΑ	
Trial state output leakage current	lız	Vout = 0 or VDD5	- 5	_	5	μΑ	
Power supply current (VDD5 = 3.3 V)	IDD	40 MHz No-load	_	36	_	mA	
Power supply current (VDD3 = 2.5 V)	IDD	108 MHz	_	200	_	mA	
At sleep power supply current	ISLEEP	108 MHz	_	20	_	mA	
Capacity of pins	CPIN	$V_{DD5} = V_1 = 0$ f = 1 MHz			16	pF	

4. AC Characteristics

All are provided by CLKIN (BUS clock), and the AC characteristic does not depend on the frequency of the operation in CPU.

(1)MB86831-66/MB86832-66/MB86833 (Maximum internal operation frequency:66 MHz)

 $(V_{DD3} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C})$

	Parameter	Symbol	7 DD3 — 3.3 V	A = 0 °C to -	1 1		
Classifica- tion			V _{DD5} = 5	.0 V ± 5%	V _{DD5} = 3.3	Unit	
tion			Min.	Max.	Min.	Max.	
	CLKIN cycle time	_	30	100	30	100	ns
	CLKIN high time	_	10	_	10	_	ns
CLK	CLKIN low time	_	10	_	10	_	ns
	CLKIN rising time	_	_	3	_	3	ns
	CLKIN falling time	_		3	_	3	ns
	Delay time	D<31:0>		20	_	20	ns
	Hold time	D<31.0>	2	_	2	_	ns
	Delay time	ADR<27:2>		20	_	21	ns
	Hold time	ADIXX21.22	2	_	2	_	ns
	Delay time	BE0# to BE3#		20	_	21	ns
	Hold time	DE0# 10 DE3#	2	_	2	_	ns
	Delay time	ASI<3:0>		20	_	21	ns
	Hold time	A01<3.0>	2		2	_	ns
	Delay time	CS0# to CS5#	_	20	_	21	ns
	Hold time		2	_	2	_	ns
	Delay time	SAMEPAGE#		20	_	21	ns
	Hold time	SAME AGE#	2	_	2	_	ns
Output	Delay time	RDWR#		18	_	19	ns
σαιραί	Hold time	NDWI\π	2	_	2	_	ns
	Delay time	LOCK#		18	_	19	ns
	Hold time	LOOK#	2	_	2	_	ns
	Delay time	AS#		18	_	19	ns
	Hold time	Λ0#	2	_	2	_	ns
	Delay time	OVF#		20	_	21	ns
	Hold time	O VI #	2		2	_	ns
	Delay time	BGRNT#		18	_	19	ns
	Hold time	DGNN1#	2		2		ns
	Delay time	- PBREQ#		18	_	19	ns
	Hold time	F DINEQ#	2	_	2	_	ns
	Delay time	BMREQ#		18	_	19	ns
	Hold time	DIVII\EQ#	2		2	_	ns

(Continued)

(Vdd3 = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = 0 °C to + 70 °C)

	Parameter				s = 0.0 V, 1A lue		ΤÍ
Classifica- tion		Symbol	V _{DD5} = 5 .	0 V ± 5%	V _{DD5} = 3.3	V ± 0.3 V	Unit
lion			Min.	Max.	Min.	Max.	
	Delay time	RDYOUT#	_	20	_	21	ns
	Hold time	(Internal ready mode)	2	_	2	_	ns
Output	Delay time	RDYOUT# *		15	_	15	ns
	Hold time	(External ready mode)	2	_	2	_	ns
	Delay time	ERROR#	_	20	_	21	ns
	Hold time		2	_	2	_	ns
	Delay time	DDOWN#	_	20	_	21	ns
	Hold time	PDOWN#	2		2	_	ns
	Setup time	DEADV#	14	_	14	_	ns
	Hold time	READY#	2	_	2	_	ns
	Setup time	MEYC#	14	_	14	_	ns
	Hold time	MEXC#	2	_	2	_	ns
	Setup time	D<31:0>	14	_	14	_	ns
	Hold time		2	_	2	_	ns
lmm4	Setup time	- BREQ#	12	_	12	_	ns
Input	Hold time		2	_	2	_	ns
	Setup time	D144 O14#	12	_	12	_	ns
	Hold time	BMACK#	2	_	2	_	ns
	Setup time	IDL -2.0	Asynchronous		Asynchronous		ns
	Hold time	- IRL<3:0>	Asynchronous		Asynchronous		ns
	Setup time	WIZLID#	Asynchronous		Asynchronous		ns
	Hold time	- WKUP#	Asynchronous		Asynchronous		ns
	Setup time	RDWR#	12		12	_	ns
	Hold time	- RDWK#	2	_	2	_	ns
	Setup time	A C //	12	_	12	_	ns
	Hold time	AS#	2	_	2	_	ns
External	Input setup time	A CL -2-0-	12	_	12	_	ns
bus master input	Hold time	ASI<3:0>	2		2	_	ns
	Setup time	ADD -07-0	12		12	_	ns
	Hold time	ADR<27:2>	2	_	2	_	ns
	Setup time	DEO#	12		12	_	ns
	Hold time	– BE2#	2	_	2	_	ns

(Continued)

 $(V_{DD3} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C})$

	Parameter						
Classifica- tion		Symbol	$V_{DD5} = 5.0 \text{ V} \pm 5\%$		$V_{DD5} = 3.3 \text{ V} \pm 0.3 \text{ V}$		Unit
			Min.	Max.	Min.	Max.	
DRAMC output	Delay time	RAS0# to RAS3#		15		15	ns
	Hold time		2	_	2	_	ns
	Delay time	CAS0# to CAS3#		15		15	ns
	Hold time		2		2	_	ns
	Delay time	DWE0# to DWE3#	_	15		15	ns
	Hold time		2	_	2	_	ns
	Delay time	DOE#	_	15		15	ns
	Hold time		2	_	2	_	ns
	Setup time	- IRQ15 to IRQ8	Asynchronous		Asynch	ns	
IRC input	Hold time		Asynchronous		Asynchronous		ns
inco iriput	"H" level period		$2 \times P + 10$		2 × P + 10		ns
	"L" level period		$2 \times P + 10$	—	2 × P + 10	_	ns

P:Period (Cycle time)

Notes

- Each parameter is valid within the specified ranges of temperatures and supply voltages unless otherwise noted.
- Each voltage value is based on the GND (Vss = 0.0 V) level. The timing measurement reference point is 1.5 V, the input level is 0.4 to 2.4 V, and the input rise time and fall time are 2 ns or less.
- Do not leave more than one output pins short-circuited for 1 second or more.
- The external output load capacitance is 30 pF.
- The specifications of pins other than those pins designated as asynchronous inputs and than the RDYOUT# pin in external ready mode are determined by the rising edge of the external clock (CLKIN).
- These specifications are subject to change for improvement.
- The reset period requires at least 4 CLKIN cycles. The PLL oscillation stabilization delay time requires at least 4000 clock (CLKIN) pulses. For 40-MHz (25 ns) clock input, for example, the reset signal must therefore be negated 100 μs later.

^{*:} RDYOUT# at the external ready mode is provided for from READY# input.

(2)MB86831-80/MB86832-80 (Maximum internal operation frequency:80 MHz)

 $(V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \text{ °C to } + 70 \text{ °C})$

			0.0 1		lue	A = 0 °C to +	70 0)
Classifica- tion	Parameter	Symbol	V _{DD5} = 5	.0 V ± 5%	V _{DD5} = 3.3	V ± 0.15 V	Unit
			Min.	Max.	Min.	Max.	
	CLKIN cycle time	_	25	100	25	100	ns
	CLKIN high time	_	8	_	8	_	ns
CLK	CLKIN low time	_	8	_	8	_	ns
	CLKIN rising time	_	_	3	_	3	ns
	CLKIN falling time	_	_	3	_	3	ns
	Delay time	D<31:0>	_	16	_	20	ns
	Hold time	D<31.02	2	_	2	_	ns
	Delay time	ADR<27:2>	_	18	_	21	ns
	Hold time	ADR<21.2>	2	_	2	_	ns
	Delay time	BE0# to BE3#	_	16	_	21	ns
	Hold time	BEU# 10 BE3#	2	_	2	_	ns
	Delay time	ASI<3:0>	_	16	_	21	ns
	Hold time	ASIC3.0>	2	_	2	_	ns
	Delay time	CS0# to CS5#	_	16	_	21	ns
	Hold time	- 030# 10 035#	2	_	2	_	ns
	Delay time	SAMEDACE#	_	16	_	21	ns
	Hold time	- SAMEPAGE#	2	_	2	_	ns
	Delay time	- RDWR#	_	14	_	19	ns
	Hold time	- KDWK#	2	_	2	_	ns
Output	Delay time	LOCK#	_	14	_	19	ns
	Hold time	LOCK#	2	_	2	_	ns
	Delay time	- AS#	_	14	_	19	ns
	Hold time	- A3#	2	_	2	_	ns
	Delay time	OVF#	_	16	_	21	ns
	Hold time	OVF#	2	_	2	_	ns
	Delay time	BGRNT#	_	14	_	19	ns
	Hold time	BGKN1#	2	_	2	_	ns
	Delay time	PBREQ#		14		19	ns
	Hold time	F DIVE Q#	2	_	2	_	ns
	Delay time	BMREQ#	_	16	_	19	ns
	Hold time	DIVINEQ#	2		2	_	ns
	Delay time	RDYOUT#	_	16	_	21	ns
	Hold time	(Internal ready mode)	2	_	2	_	ns

(Continued)

(V_{DD3} = 3.3 V \pm 0.15 V, Vss = 0.0 V, T_A = 0 °C to + 70 °C)

			DD3 = 3.3 V	Value			
Classifica- tion	Parameter	Symbol	V _{DD5} = 5.	.0 V ± 5%	$V_{DD5} = 3.3$	V ± 0.15 V	Unit
			Min.	Max.	Min.	Max.	
	Delay time	RDYOUT# *	_	14	_	15	ns
	Hold time	(External ready mode)	2	_	2	_	ns
Output	Delay time	ERROR#	_	14	_	21	ns
	Hold time	LIXIXOIX#	2	_	2	_	ns
	Delay time	PDOWN#		14	_	21	ns
	Hold time	F BOWN#	2	_	2	_	ns
	Setup time	READY#	10	_	10	_	ns
	Hold time	TILADI#	2	_	2	_	ns
	Setup time	MEXC#	10	_	10	_	ns
Input	Hold time	- IVIEAU#	2	_	2	_	ns
	Setup time	D<31:0>	12	_	12	_	ns
	Hold time	D<31.0>	2	_	2	_	ns
	Setup time	BREQ#	10	_	10	_	ns
Input	Hold time	BILLQ#	2	_	2	_	ns
	Setup time	BMACK#	10	_	10	_	ns
	Hold time		2	_	2	_	ns
	Setup time	IRL<3:0>	Asynchronous		Asynch	ronous	ns
	Hold time	- IKL<3.0>	Asynch	Asynchronous		ronous	ns
	Setup time	WKUP#	Asynchronous		Asynch	ronous	ns
	Hold time	- VVNOP#	Asynch	nronous	Asynch	ronous	ns
	Setup time	RDWR#	12	_	12	_	ns
	Hold time	- KDWK#	2	_	2	_	ns
	Setup time	AS#	12	_	12	_	ns
	Hold time	- A3#	2	_	2	_	ns
External	Input setup time	V61*3:0*	12	_	12	_	ns
bus master input	Hold time	ASI<3:0>	2	_	2	_	ns
	Setup time	ADD -07-0-	12	_	12	_	ns
	Hold time	ADR<27:2>	2	_	2	_	ns
	Setup time	DE0#	12	_	12	_	ns
	Hold time	BE2#	2	_	2	_	ns

(Continued)

 $(V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = 0 \,^{\circ}\text{C to} \, + 70 \,^{\circ}\text{C})$

			Value				
Classifica- tion	Parameter	Symbol	$V_{DD5} = 5.$	0 V ± 5%	$V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}$		Unit
			Min.	Max.	Min.	Max.	
	Delay time	RAS0# to RAS3#	_	12	_	15	ns
	Hold time	10100# 101000#	2	_	2	_	ns
DRAMC output	Delay time	CAS0# to CAS3#	_	12		15	ns
	Hold time		2	_	2	_	ns
	Delay time	DWE0# to DWE3#	_	12		15	ns
	Hold time		2	_	2	_	ns
	Delay time	DOE#		12		15	ns
	Hold time	DOL#	2	_	2	_	ns
	Setup time		Asynch	ronous	Asynchronous		ns
IRC input	Hold time	IRQ15 to IRQ8	Asynch	ronous	S Asynchronou		ns
into input	"H" level period	INQ 13 to INQ	$2 \times P + 10$		2 × P + 10	_	ns
	"L" level period		$2 \times P + 10$		2 × P + 10	_	ns

P:Period (Cycle time)

Notes

- Each parameter is valid within the specified ranges of temperatures and supply voltages unless otherwise noted.
- Each voltage value is based on the GND (Vss = 0.0 V) level. The timing measurement reference point is 1.5 V, the input level is 0.4 to 2.4 V, and the input rise time and fall time are 2 ns or less.
- Do not leave more than one output pins short-circuited for 1 second or more.
- The external output load capacitance is 30 pF.
- The specifications of pins other than those pins designated as asynchronous inputs and than the RDYOUT# pin in external ready mode are determined by the rising edge of the external clock (CLKIN).
- These specifications are subject to change for improvement.
- The reset period requires at least 4 CLKIN cycles. The PLL oscillation stabilization delay time requires at least 4000 clock (CLKIN) pulses. For 40-MHz (25 ns) clock input, for example, the reset signal must therefore be negated 100 μs later.

^{*:} RDYOUT# at the external ready mode is provided for from READY# input.

(3)MB86832-100 (Maximum internal operation frequency:100 MHz) $(V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \text{ °C to } + 70 \text{ °C})$

		() [0.0 V <u>-</u>		alue	$\lambda = 0$ °C to +	10 0)
Classifica- tion	Parameter	Symbol	V _{DD5} = 5	.0 V ± 5%	V _{DD5} = 3.3	V ± 0.15 V	Unit
tion			Min.	Max.	Min.	Max.	
	CLKIN cycle time	_	25	100	25	100	ns
	CLKIN high time	_	10		10	_	ns
CLK	CLKIN low time	_	10		10	_	ns
	CLKIN rising time	_		3		3	ns
	CLKIN falling time	_		3	_	3	ns
	Delay time	D<31:0>	_	16	_	20	ns
	Hold time	D<31.0>	2	_	2	_	ns
	Delay time	ADD -27-25	_	18	_	21	ns
	Hold time	ADR<27:2>	2		2	_	ns
	Delay time	BE0# to BE3#	_	16	_	21	ns
	Hold time	DEU# 10 DE3#	2	_	2	_	ns
	Delay time	ASI<3:0>	_	16	_	21	ns
	Hold time	ASI<3.0>	2		2	_	ns
	Delay time	CCO# to CCE#	_	16	_	21	ns
	Hold time	- CS0# to CS5#	2	_	2	_	ns
	Delay time	SAMEPAGE#		16		21	ns
	Hold time		2		2	_	ns
	Delay time	RDWR#	_	14	_	19	ns
	Hold time	- KDWK#	2		2	_	ns
Output	Delay time	1.001/#	_	14	_	19	ns
	Hold time	LOCK#	2	_	2	_	ns
	Delay time	A C.#		14		19	ns
	Hold time	AS#	2	_	2	_	ns
	Delay time	0\/\;\(\tau\)	_	16	_	21	ns
	Hold time	OVF#	2	_	2	_	ns
	Delay time	DCDNT#	_	14	_	19	ns
	Hold time	BGRNT#	2	_	2	_	ns
	Delay time	DDDEO#		14		19	ns
	Hold time	– PBREQ#	2	_	2	_	ns
	Delay time	DMDEO#	_	16		19	ns
	Hold time	BMREQ#	2	_	2	_	ns
	Delay time	RDYOUT#	_	16	_	21	ns
	Hold time	(Internal ready mode)	2	_	2	_	ns

(Continued)

(V_{DD3} = 3.3 V \pm 0.15 V, Vss = 0.0 V, T_A = 0 °C to + 70 °C)

		,			ilue		
Classifica- tion	Parameter	Symbol	V _{DD5} = 5.	.0 V ± 5%	V _{DD5} = 3.3	V ± 0.15 V	Unit
			Min.	Max.	Min.	Max.	
	Delay time	RDYOUT# *	_	14	_	15	ns
	Hold time	(External ready mode)	2	_	2	_	ns
Output	Delay time	ERROR#	_	14	_	21	ns
	Hold time	LIXIXON#	2	_	2	_	ns
	Delay time	PDOWN#	_	14	_	21	ns
	Hold time	- FDOWN#	2	_	2	_	ns
	Setup time	READY#	10	_	10	_	ns
	Hold time	- KEADI#	2	_	2	_	ns
	Setup time	MEXC#	10	_	10	_	ns
	Hold time	- IVIEAG#	2	_	2	_	ns
	Setup time	D<31:0>	12	_	12	_	ns
	Hold time		2	_	2	_	ns
Input	Setup time	BREQ#	10	_	10	_	ns
Input	Hold time	DIVEQ#	2	_	2	_	ns
	Setup time	- BMACK#	10	_	10	_	ns
	Hold time		2	_	2	_	ns
	Setup time	- IRL<3:0>	Asynchronous		Asynch	ronous	ns
	Hold time	- II(L<3.0>	Asynch	Asynchronous		ronous	ns
	Setup time	- WKUP#	Asynch	Asynchronous		ronous	ns
	Hold time	- WKOF#	Asynch	nronous	Asynch	ronous	ns
	Setup time	RDWR#	12	_	12	_	ns
	Hold time	- KDWK#	2	_	2	_	ns
	Setup time	AS#	12	_	12	_	ns
	Hold time	– A3#	2	_	2	_	ns
External bus mas-	Input Setup time	ASI<3:0>	12	_	12	_	ns
ter input	Hold time	- ASICS.0>	2	_	2	_	ns
	Setup time	ADD -27:25	12	_	12	_	ns
	Hold time	ADR<27:2>	2	_	2	_	ns
	Setup time	BE2#	12		12	_	ns
	Hold time	DEZ#	2	_	2	_	ns

(Continued)

 $(V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = 0 \,^{\circ}\text{C to} + 70 \,^{\circ}\text{C})$

				Value			
Classifica-	Parameter	Symbol	$V_{DD5} = 5.0 V \pm 5\%$		$V_{\text{DD5}} = 3.3 \text{ V} \pm 0.15 \text{ V}$		Unit
			Min.	Max.	Min.	Max.	
	Delay time	RAS0# to RAS3#	_	12	_	15	ns
	Hold time	11430# 10 11433#	2	_	2		ns
DRAMC output	Delay time	CAS0# to CAS3#		12	_	15	ns
	Hold time		2	_	2	_	ns
	Delay time	DWE0# to DWE3#		12	_	15	ns
	Hold time		2	_	2	_	ns
	Delay time	DOE#		12	_	15	ns
	Hold time	DOL#	2	_	2		ns
	Setup time		Asynch	Asynchronous Asynchronous		ronous	ns
IRC input	Hold time	IRQ15 to IRQ8	Asynch	ronous	nous Asynchro		ns
iixo iriput	"H" level period	ING IS TO INGO	2×P+10		2 × P + 10	_	ns
	"L" level period		2×P+10	—	2 × P + 10	_	ns

P:Period (Cycle time)

Notes

- Each parameter is valid within the specified ranges of temperatures and supply voltages unless otherwise noted.
- Each voltage value is based on the GND (Vss = 0.0 V) level. The timing measurement reference point is 1.5 V, the input level is 0.4 to 2.4 V, and the input rise time and fall time are 2 ns or less.
- Do not leave more than one output pins short-circuited for 1 second or more.
- The external output load capacitance is 30 pF.
- The specifications of pins other than those pins designated as asynchronous inputs and than the RDYOUT# pin in external ready mode are determined by the rising edge of the external clock (CLKIN).
- These specifications are subject to change for improvement.
- The reset period requires at least 4 CLKIN cycles. The PLL oscillation stabilization delay time requires at least 4000 clock (CLKIN) pulses. For 40-MHz (25 ns) clock input, for example, the reset signal must therefore be negated 100 μs later.

^{*:} RDYOUT# at the external ready mode is provided for from READY# input.

(4)MB86834-108,-120

(VDD5 = 3.3 V \pm 0.15 V, VDD3 = 2.5 V \pm 0.1 V, Vss = 0.0 V, TA = 0 °C to + 70 °C)

Classifica-	,	0.50 V ± 0.10 V, VDB3 = 2.5 V ± 0.		lue	
tion	Parameter	Symbol	Min.	Max.	Unit
	CLKIN cycle time	_	25	40	ns
	CLKIN high time	_	8	_	ns
CLK	CLKIN low time	_	8	_	ns
	CLKIN rising time	_	_	3	ns
	CLKIN falling time	_	_	3	ns
	Delay time	D -21-0-	_	20	ns
	Hold time	D<31:0>	2	_	ns
	Delay time	ADD -07-0-	_	21	ns
	Hold time	- ADR<27:2>	2	_	ns
	Delay time	BE0# to BE3#	_	21	ns
	Hold time	DEU# 10 DE3#	2	_	ns
	Delay time	ASI<3:0>	_	21	ns
	Hold time	ASI<3.0>	2	_	ns
	Delay time	C20# to C25#	_	21	ns
	Hold time	CS0# to CS5#	2	_	ns
	Delay time	SAMEPAGE#	_	21	ns
	Hold time	- SAMERAGE#	2	_	ns
Output	Delay time	RDWR#	_	19	ns
Output	Hold time	- KDWK#	2	_	ns
	Delay time	I OCK#	_	19	ns
	Hold time	LOCK#	2	_	ns
	Delay time	AS#	_	19	ns
	Hold time	– A3#	2	_	ns
	Delay time	OVF#	_	21	ns
	Hold time	_	2	_	ns
	Delay time	DCDNT#	_	19	ns
	Hold time	BGRNT#	2	_	ns
	Delay time	PBREQ#	_	19	ns
	Hold time	FDREW#	2	_	ns
	Delay time	PMPEO#	_	19	ns
	Hold time	BMREQ#	2	_	ns

(Continued)

(VDD5 = 3.3 V \pm 0.15 V, VDD3 = 2.5 V \pm 0.1 V, Vss = 0.0 V, TA = 0 °C to $\,+$ 70 °C)

Classifica-		- 3.3 V ± 0.13 V, VDD3 = 2.3 V ± 0.1	1	Value		
tion	Parameter	Symbol	Min.	Max.	Unit	
	Delay time	RDYOUT#	_	21	ns	
	Hold time	(Internal ready mode)	2		ns	
	Delay time	RDYOUT# *	_	15	ns	
Outout	Hold time	(External ready mode)	2	_	ns	
Output	Delay time	EDDOD#	_	21	ns	
	Hold time	ERROR#	2	_	ns	
	Delay time	DDOWN!#	_	21	ns	
	Hold time	PDOWN#	2	_	ns	
	Setup time	DE ADV#	10	_	ns	
	Hold time	READY#	2	_	ns	
	Setup time	MEVO#	10	_	ns	
	Hold time	MEXC#	2	_	ns	
	Setup time	D :24:0:	12	_	ns	
	Hold time	D<31:0>	2	_	ns	
lane. it	Setup time	DDEO#	10	_	ns	
Input	Hold time	BREQ#	2	_	ns	
	Setup time	DMA CICH	10	_	ns	
	Hold time	BMACK#	2	_	ns	
	Setup time	IRL<3:0>	Asynchronous		ns	
	Hold time	IRL<3.0>	Asyncl	ns		
	Setup time	WIZUD#	Asynchronous		ns	
	Hold time		Asyncl	Asynchronous		
	Setup time	DDWD#	12	_	ns	
	Hold time	RDWR#	2	_	ns	
	Setup time	AS#	12	_	ns	
	Hold time	— A5#	2	_	ns	
External bus mas-	Input setup time	ASI<3:0>	12	_	ns	
ter input	Hold time		2	_	ns	
'	Setup time	ADD -07-0-	12	_	ns	
	Hold time	ADR<27:2>	2	_	ns	
	Setup time	DE0#	12	_	ns	
	Hold time	BE2#	2	_	ns	

(Continued)

 $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Classifica-	Parameter	Symbol	Va	lue	Unit
tion	Parameter	Symbol	Min.	Max.	- Onit
	Delay time	- RAS0# to RAS3#	_	15	ns
DRAM- Coutput	Hold time	- KASU# 10 KASS#	2	_	ns
	Delay time	CAS0# to CAS3#	_	15	ns
	Hold time	- CA30# 10 CA33#	2	_	ns
	Delay time	- DWE0# to DWE3#	_	15	ns
	Hold time	DVVEO# to DVVE3#	2	_	ns
	Delay time	DOE#	_	15	ns
	Hold time	- DOL#	2	_	ns
	Setup time		Asynch	Asynchronous	
IRC input	Hold time	IRQ15 to IRQ8	Asynch	ronous	ns
inc input	"H" level period		2 × P + 10	_	ns
	"L" level period		2 × P + 10	_	ns

P:Period (Cycle time)

Notes

- Each parameter is valid within the specified ranges of temperatures and supply voltages unless otherwise noted.
- Each voltage value is based on the GND ($V_{SS} = 0.0 \text{ V}$) level. The timing measurement reference point is 1.5 V, the input level is 0.4 to 2.4 V, and the input rise time and fall time are 2 ns or less.
- Do not leave more than one output pins short-circuited for 1 second or more.
- The external output load capacitance is 30 pF.
- The specifications of pins other than those pins designated as asynchronous inputs and than the RDYOUT# pin in external ready mode are determined by the rising edge of the external clock (CLKIN).
- These specifications are subject to change for improvement.
- The reset period requires at least 4 CLKIN cycles. The PLL oscillation stabilization delay time requires at least 4000 clock (CLKIN) pulses. For 40 MHz (25 ns) clock input, for example, the reset signal must therefore be negated 100 μs later.

^{*:} RDYOUT# at the external ready mode is provided for from READY# input.

(5)MB86835

(VDD5 = VDD3 = 3.3 V \pm 0.15 V, Vss = 0.0 V, TA = 0 °C to + 70 °C)

		$(VDD5 = VDD3 = 3.3 V \pm 0$		lue	,
Classifica- tion	Parameter	Symbol	MB8	86835	Unit
tion			Min.	Max.	
	CLKIN cycle time	_	25	100	ns
	CLKIN high time	_	8	_	ns
CLK	CLKIN low time	_	8	_	ns
	CLKIN rising time	_	_	3	ns
	CLKIN falling time	_	_	3	ns
	Delay time	D<31:0>	_	20	ns
	Hold time	D<31.0>	2	_	ns
	Delay time	ADD -07-0-	_	21	ns
	Hold time	ADR<27:2>	2	_	ns
	Delay time	BE0# to BE3#	_	21	ns
	Hold time	DEU# 10 DE3#	2	_	ns
	Delay time	ASI<3:0>	_	21	ns
	Hold time	ASI<3.0>	2	_	ns
	Delay time	CS0# to CS5#	_	21	ns
	Hold time	- 030# 10 035#	2	_	ns
	Delay time	SAMEPAGE#	_	21	ns
	Hold time	- SAIVIEPAGE#	2	_	ns
Output	Delay time	RDWR#	_	19	ns
Output	Hold time	- KDWK#	2	_	ns
	Delay time	LOCK#	_	19	ns
	Hold time	LOCK#	2	_	ns
	Delay time	AS#	_	19	ns
	Hold time	— A5#	2	_	ns
	Delay time	OVF#	_	21	ns
	Hold time	OVF#	2	_	ns
	Delay time	DCDNT#	_	19	ns
	Hold time	BGRNT#	2	_	ns
	Delay time	- PBREQ#	_	19	ns
	Hold time	- FOREW#	2	_	ns
	Delay time	BMREQ#	_	19	ns
	Hold time	DIVIREQ#	2	_	ns

(Continued)

(Vdd3 = 3.3 V \pm 0.15 V, Vss = 0.0 V, Ta = 0 °C to $\,$ + 70 °C)

Classification Parameter Symbol MB86835 Min. Max Parameter RDYOUT# — 21 Hold time (Internal ready mode) 2 — Delay time RDYOUT# * — 15 Hold time (External ready mode) 2 — Delay time ERROR# — 21 Hold time PDOWN# — 21 Hold time READY# — 21 Hold time READY# — — Setup time READY# — — MEXC# 10 —	ns n
Delay time	ns
Output Hold time (Internal ready mode) 2 — Delay time RDYOUT# * — 15 Hold time ERROR# — 21 Hold time PDOWN# — 21 Hold time PDOWN# — 21 Setup time READY# 10 — Setup time 2 — Setup time 10 — Setup time 10 —	ns
Delay time RDYOUT# * — 15 Hold time ERROR# — 21 Delay time ERROR# 2 — Hold time PDOWN# — 21 Setup time PDOWN# 2 — Hold time READY# 10 — Setup time 10 — Setup time 10 —	ns ns ns ns ns ns ns ns ns
Output Hold time (External ready mode) 2 — Delay time ERROR# 2 — Hold time PDOWN# — 21 Hold time PDOWN# 2 — Setup time READY# 10 — Setup time 2 — Setup time 10 —	ns ns ns ns ns ns ns ns
Output Delay time ERROR# — 21 Hold time 2 — Delay time PDOWN# — 21 Hold time 2 — Setup time READY# 10 — Setup time 10 — Setup time 10 —	ns ns ns ns ns ns
Delay time	ns ns ns ns ns
Hold time	ns ns ns
Hold time	ns ns ns
Hold time	ns ns
Hold time 2 — Setup time 10 —	ns
Hold time 2 — Setup time 10 —	
Setup time 10 —	ns
I N/I⊨ Y ('# I	
Hold time 2 —	ns
Setup time D<31:0> 12 —	ns
Hold time 2 —	ns
Input Setup time BREQ#	ns
Hold time 2 —	ns
Setup time BMACK#	ns
Hold time 2 —	ns
Setup time IRL<3:0> Asynchronous	ns
Hold time Asynchronous	ns
Setup time WKUP# Asynchronous	ns
Hold time Asynchronous	ns
Setup time RDWR#	ns
Hold time 2 —	ns
Setup time AS#	ns
Hold time 2 —	ns
External bus mas- Input setup time ASI<3:0>	ns
ter input Hold time 2 —	ns
Setup time	ns
Hold time 2 —	ns
Setup time BE2#	ns
Hold time 2 —	ns

(Continued)

 $(V_{DD3} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

			Va	lue		
Classifica-	Parameter	Symbol	MB8	Unit		
			Min.	Max.		
	Delay time	RAS0# to RAS3#	_	15	ns	
	Hold time	KASU# 10 KASS#	2	_	ns	
DRAMC output	Delay time	CAS0# to CAS3#	_	15	ns	
	Hold time	CA30# 10 CA33#	2	_	ns	
	Delay time	DWE0# to DWE3#	_	15	ns	
	Hold time	DVVEO# 10 DVVE3#	2	_	ns	
	Delay time	DOE#		15	ns	
	Hold time	DOE#	2	_	ns	
	Setup time		Asynchronous		ns	
IRC nput	Hold time	IRQ15 to IRQ8	Asynchronous		ns	
inc liput	"H" level period		2 × P + 10	_	ns	
	"L" level period		2×P+10	_	ns	

P:Period (Cycle time)

Notes

- Each parameter is valid within the specified ranges of temperatures and supply voltages unless otherwise noted.
- Each voltage value is based on the GND (Vss = 0.0 V) level. The timing measurement reference point is 1.5 V, the input level is 0.4 to 2.4 V, and the input rise time and fall time are 2 ns or less.
- Do not leave more than one output pins short-circuited for 1 second or more.
- The external output load capacitance is 30 pF.
- The specifications of pins other than those pins designated as asynchronous inputs and than the RDYOUT# pin in external ready mode are determined by the rising edge of the external clock (CLKIN).
- These specifications are subject to change for improvement.
- The reset period requires at least 4 CLKIN cycles. The PLL oscillation stabilization delay time requires at least 4000 clock (CLKIN) pulses. For 40 MHz (25 ns) clock input, for example, the reset signal must therefore be negated 100 μs later.
- An AC characteristic of pins and internal maximum operation frequency is separately defined.
- The maximum operation frequency of an external bus is 40MHz though the maximum internal operation frequency are 80 MHz or 100 MHz (CLKIN Min.=25ns). Therefore, when an external bus is used with 40MHz, an internal frequency are 84 MHz and 100 MHz.
- Relation between external bus clock and internal clock

CLKIN		MB86835(84MHz)												
CERIN	× 1	× 2	× 3	× 4	× 5									
20 MHz	20 MHz	40 MHz	60 MHz	80 MHz	N/A									
33.3 MHz	33.3 MHz	66.6 MHz	N/A	N/A	N/A									
40 MHz	40 MHz	80 MHz	N/A	N/A	N/A									

^{*:} RDYOUT# at the external ready mode is provided for from READY# input.

(6)MB86836-90,-108(Preliminary)

 $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Classifica-	·	3.3 V ± 0.15 V, VDD3 = 2.5 V ± 0.		lue	
tion	Parameter	Symbol	Min.	Max.	Unit
	CLKIN cycle time	_	25	40	ns
	CLKIN high time	_	8	_	ns
CLK	CLKIN low time	_	8	_	ns
	CLKIN rising time	_	_	3	ns
	CLKIN falling time	_	_	3	ns
	Delay time	D -24+0-	_	20	ns
	Hold time	D<31:0>	2	_	ns
	Delay time	ADD -07-0-	_	21	ns
	Hold time	ADR<27:2>	2	_	ns
	Delay time	BE0# to BE3#	_	21	ns
	Hold time	— BEU# 10 BE3#	2	_	ns
	Delay time	ASI<3:0>	_	21	ns
	Hold time	ASI<3.0>	2	_	ns
	Delay time	CCO# to CCE#	_	21	ns
	Hold time	— CS0# to CS5#	2	_	ns
	Delay time	SAMEPAGE#	_	21	ns
	Hold time	- SAIVIEPAGE#	2	_	ns
Output	Delay time	RDWR#	_	19	ns
Output	Hold time	- KDWK#	2	_	ns
	Delay time	1 OCK#	_	19	ns
	Hold time	LOCK#	2	_	ns
	Delay time	AS#	_	19	ns
	Hold time	— AS#	2	_	ns
	Delay time	0\/\\	_	21	ns
	Hold time	OVF#	2	_	ns
	Delay time	DCDNIT#	_	19	ns
	Hold time	BGRNT#	2	_	ns
	Delay time	PBREQ#	_	19	ns
	Hold time	- FDREQ#	2	_	ns
	Delay time	PMPEO#	_	19	ns
	Hold time	BMREQ#	2	_	ns

(Continued)

(VDD5 = 3.3 V \pm 0.15 V, VDD3 = 2.5 V \pm 0.1 V, Vss = 0.0 V, TA = 0 °C to $\,+$ 70 °C)

Classifica-		- 3.3 V ± 0.13 V, VDD3 = 2.3 V ± 0.1	1	lue	
tion	Parameter	Symbol	Min.	Max.	Unit
	Delay time	RDYOUT#	_	21	ns
	Hold time	(Internal ready mode)	2		ns
	Delay time	RDYOUT# *	_	15	ns
Outout	Hold time	(External ready mode)	2	_	ns
Output	Delay time	EDDOD#	_	21	ns
	Hold time	ERROR#	2	_	ns
	Delay time	DDOWN!#	_	21	ns
	Hold time	PDOWN#	2	_	ns
	Setup time	DE ADV#	10	_	ns
	Hold time	READY#	2	_	ns
	Setup time	MEVO#	10	_	ns
	Hold time	MEXC#	2	_	ns
	Setup time	D :24:0:	12	_	ns
	Hold time	D<31:0>	2	_	ns
lane. it	Setup time	DDEO#	10	_	ns
Input	Hold time	BREQ#	2	_	ns
	Setup time	DMA CICH	10	_	ns
	Hold time	BMACK#	2	_	ns
	Setup time	IRL<3:0>	Asyncl	ns	
	Hold time	IRL<3.0>	Asyncl	ns	
	Setup time	WIZUD#	Asyncl	nronous	ns
	Hold time		Asyncl	nronous	ns
	Setup time	DDWD#	12	_	ns
	Hold time	RDWR#	2	_	ns
	Setup time	AS#	12	_	ns
	Hold time	— A5#	2	_	ns
External bus mas-	Input setup time	ASI<3:0>	12	_	ns
ter input	Hold time	A3I<3.0>	2	_	ns
'	Setup time	ADD -07:0-	12	_	ns
	Hold time	ADR<27:2>	2	_	ns
	Setup time	DE0#	12	_	ns
	Hold time	BE2#	2	_	ns

(Continued)

 $(V_{DD5} = 3.3 \text{ V} \pm 0.15 \text{ V}, V_{DD3} = 2.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = 0 ^{\circ}\text{C to } + 70 ^{\circ}\text{C})$

Classifica-	Parameter	Symbol	Va	lue	Unit
tion	rarameter	Symbol	Min.	Max.	Offic
	Delay time	RAS0# to RAS3#	_	15	ns
	Hold time	11A30# 10 11A33#	2	_	ns
	Delay time	CAS0# to CAS3#	_	15	ns
0 , ,	Hold time	UA30# 10 UA33#	2	_	ns
	Delay time	DWE0# to DWE3#	_	15	ns
	Hold time	DVVL0# 10 DVVL3#	2	_	ns
	Delay time	DOE#	_	15	ns
	Hold time	DOL#	2	_	ns
	Setup time		Asynch	ronous	ns
IRC input	Hold time IRQ15 to IRQ8		Asynch	ronous	ns
incomput	"H" level period		2×P+10	_	ns
"	"L" level period		2 × P + 10	_	ns

P:Period (Cycle time)

Notes

- Each parameter is valid within the specified ranges of temperatures and supply voltages unless otherwise noted.
- Each voltage value is based on the GND (Vss = 0.0 V) level. The timing measurement reference point is 1.5 V, the input level is 0.4 to 2.4 V, and the input rise time and fall time are 2 ns or less.
- Do not leave more than one output pins short-circuited for 1 second or more.
- The external output load capacitance is 30 pF.
- The specifications of pins other than those pins designated as asynchronous inputs and than the RDYOUT# pin in external ready mode are determined by the rising edge of the external clock (CLKIN).
- These specifications are subject to change for improvement.
- The reset period requires at least 4 CLKIN cycles. The PLL oscillation stabilization delay time requires at least 4000 clock (CLKIN) pulses. For 40 MHz (25 ns) clock input, for example, the reset signal must therefore be negated 100 μs later.
- An AC characteristic of pins and internal maximum operation frequency is separately defined.
- The maximum operation frequency of an external bus is 40MHz though the maximum internal operation frequency are 90 MHz or 100 MHz (CLKIN Min.=25ns). Therefore, when an external bus is used with 40MHz, an internal frequency is 80 MHz
- · Relation between external bus clock and internal clock


CLKIN		MB8683	6(90MHz)			MB86836(108MHz)*							
CLKIN	×1	× 2	× 3	× 4	× 5	×1	× 2	× 3	× 4	× 5			
27 MHz	27 MHz	54 MHz	81 MHz	N/A	N/A	27 MHz	54 MHz	81 MHz	108 MHz	N/A			
33.3 MHz	33.3 MHz	66.6 MHz	N/A	N/A	N/A	33.3 MHz	66.6 MHz	100MHz	N/A	N/A			
36 MHz	36MHz	72 MHz	N/A	N/A	N/A	36MHz	72 MHz	108MHz	N/A	N/A			
40 MHz	40 MHz	80 MHz	N/A	N/A	N/A	40 MHz	80 MHz	N/A	N/A	N/A			

^{*:} MB86836 108MHz version is under developement.


^{*:} RDYOUT# at the external ready mode is provided for from READY# input.

■ TIMING DIAGRAM


· Reset timing




• Input/output timing 1




• Input/output timing 2



• Input/output timing 3



• Input/output timing 4



■ ARCHITECTURE

The MB86830 series is a line of 32-bit RISC processors running at an operating frequency of 100 MHz, providing high performance of 121 VAX-MIPS. As products belong to the Fujitsu SPARClite family, the MB86830 series is based on the SPARC architecture and are thus upward code-compatible with the conventional products in the SPARClite family. The MB86830 series was developed in particular for embedded applications, providing high performance and high level of integration when used as embedded controllers.

The MB86830 series has an efficient set of instructions and is hardwired so that most of them can be executed in one cycle. The IU (integer unit) features five pipelined execution stages designed for processing data interlocks, providing a branch handler optimized for for efficient transition of control and a bus interface for processing one-cycle bus access for on-chip memory.

The internal register file consisting of a stack of eight windows, made up of 136 registers in total, speeds up interrupt response and context switching. The register file minimizes memory access during procedure linkage and facilitates parameter passing and variable assignment.

The MB86830 series contains instruction and data caches to isolate processor operation from external memory. These caches are designed for highest flexibility so that it can lock each entry to improve the performance of the entire system.

The independent instruction and internal data buses serve as high-bandwidth interfaces between the IU (integer unit) and the on-chip caches. These buses support single-cycle instruction execution and single-cycle data transfer between the IU and caches in parallel.

The MB86830 series incorporates an integer multiplier and auxiliary hardware for division. The MB86830 series can therefore execute 32-bit integer multiplication in five cycles, 16-bit integer multiplication in three cycles, 8-bit integer multiplication in two cycles, and integer multiplication by 0 in one cycle.

1. Main Features

(1)High-speed execution of instructions

Most of the instructions in most programs are simple, designing the programs so as to execute such simple instructions as fast as possible dramatically improves the program execution time.

(2) High-capacity register set

The register set reduces the number of required accesses to data memory. Registers are organized into a stack of groups called register windows, allowing themselves to be used efficiently for high-priority tasks such as interrupt services and operating system working registers. A stack of (overlapping) register windows also contributes to simplifying parameter passing during procedure linkage, thereby reducing the code size of most programs.

(3)On-chip caches

The MB86830 series incorporates data and instruction caches so that the processor can work independently of the slower memory subsystem. These caches are implemented in two-way set-associative configuration on the MB86831/832; they are directly mapped on the MB86833.

(4)Locking entries in caches

The MB86830 series can lock both of data and instruction entries in their respective caches, ensuring high performance in processing important or frequently called routines. Each cache offers maximum flexibility so that entries can be locked in all or selective part of the cache.

(5)Bus interface

The MB86830 series supports programmable chip selection, a wait state generator, and fast page mode DRAM, minimizing the necessity of connecting external circuits.

(6)On-chip DRAM controller

The on-chip DRAM controller supports fast page mode and EDO DRAMs. It also controls self-refreshing of DRAM in sleep mode (low power consumption mode).

(7)On-chip interrupt controller

The on-chip interrupt controller accepts interrupt inputs through eight channels, allowing a trigger mode to be set independently for each of the channels. The interrupt request accepted according to the trigger mode is encoded and output to the processor.

(8) Multiplier circuit

The MB86830 series incorporates a multiplier circuit which can be selectively set to an operating clock frequency of x1, x2, x3, x4,or x5 of the external clock frequency, allowing the processor to run at high speed.

(9) Instruction set


The MB86830 series supports high-speed integer multiply instructions which are executed in five, three, and two cycles respectively for 32-, 16-, and 8-bit multiplications. The integer divide step instruction is near 10 times faster in divide time than the previous SPARC implementation. The scan instruction supports the function for detecting 1 or 0 at the MSB in a word in a single cycle.

2. CPU

The CPU core of the MB86830 series is a high-performance version implemented by full custom design of the SPARC architecture. The CPU core contains a compact circuitry for integrating peripheral circuits, designed to be customizable to a variety of applications. The CPU core consists of three function units: instruction, address, and execution blocks (see "Integer operation unit internal block diagram").

The role of five execution stages for instruction pipelining is to decode all instructions and generate control signals for other blocks. The five pipelined stages are the fetch (F), decode (D), execute (E), memory (M), and write back (W) stages. The instruction memory returns an instruction addressed at stage (F), the register file returns an operand addressed at stage (D), the ALU perform calculation to obtain the result at stage(E), the external memory is addressed at stage(M), and the register file is written back at stage (W).

Integer operation unit internal block diagram



3. Address Space

The MB86830 series has a wide addressable range in which user and supervisor spaces can be defined independently. Of 30 lines of addresses, eight lines of address space identifiers (ASI) are used to distinguish between protected and unprotected spaces. Tow of 256 different ASI values are used to define the user data and user instruction spaces; the rest are used to define the supervisor space.

When a reset, synchronous trap, or asynchronous trap occurs, the processor enters the supervisor mode. In the supervisor mode, the processor executes instructions in the supervisor space and transfers data. The processor can access other ASI values even when staying in the supervisor mode. The processor can use the remaining ASI values, excluding the reserved values, to allocate other spaces as application definable spaces.

By distinguishing between the user and supervisor spaces, hardware can prevent inadvertent or unauthorized access to system resources. When a real-time operating system (RTOS) is developed, for example, individual spaces provide the mechanism for separating the RTOS space efficiently from the user space.

4. Registers

The register set of the MB86830 series is made up of the registers to be used for general-purpose functions and those to be used for control and status report purpose. The MB86830 series has 136 general-purpose registers divided into eight global registers and a stack of eight register blocks (register windows). Each register window incorporates 24 registers, of which eight registers are local to that window, eight "out" registers are overlapping the next register window, and eight "in" registers are overlapping the previous register window. (See "General register composition".)

This register configuration allows a parameter to be passed to a subroutine. The next register window is made


available b writing the parameter to be passed to the "out" register and using a procedure call to decrement the window pointer by one. The passed parameter remains in the "in" registers in the current register window and can be used by that subroutine.

Register windows improve the performance of embedded applications. This is because these windows serve as the local variable caches for storing interrupt, subroutine, context, or operating system variables without increasing overhead. In addition, the code size of programs can be reduced by using an efficient method of executing procedure linkage without optimizing the code using an inlining compiler.

The register file consists of 4-port registers: 3-port read and 1-port write registers. Even the store instruction can therefore be executed in one cycle, which requires three operands to be read from the register file.

The control and status registers are divided into those defined in the SPARC architecture and those mapped into the alternate address space for controlling the functions of peripheral devices.

General register composition



5. Instruction Set

The MB86830 series is upward code-compatible with other SPARC processors. The MB86830 series now supports additional instructions to improve performance, which were previously not directly supported. In addition to a set of already supported SPARC instructions, the MB86830 series has been provided with the integer multiply and integer divide step instructions as well as the scan instruction for detecting "1" or "0" at the MSB. For the list of supported instructions, see the instruction set below.

Instruction set

LOGICAL	ARITHMETIC/SHIFT	DATA MOVEMENT
CONDITION CODES UNCHANGED AND OR XOR AND NOT OR NOT XNOR CONDITION CODES SET AND OR XOR AND NOT OR NOT XNOR CONTROL TRANSFER CONDITIONAL BRANCH CONDITIONAL TRAP CALL RETURN SAVE RESTORE JUMP AND LINK	CONDITION CODES UNCHANGED ADD SUBTRACT MULTIPLY (SIGNED/UNSIGNED) SCAN SETHI SHIFT LEFT LOGICAL SHIFT RIGHT LOGICAL SHIFT RIGHT ARITHMETIC CONDITION CODES SET ADD SUBTRACT MULTIPLY (SIGNED/UNSIGNED) MULTIPLY (SIGNED/UNSIGNED) MULTIPLY STEP DIVIDE STEP EXTENDED AND CONDITION CODES UNCHANGED ADD SUBTRACT EXTENDED AND CONDITION CODES SET ADD SUBTRACT TAGGED AND CONDITION CODES SET (WITH AND WITHOUT TRAP ON OVERFLOW) ADD SUBTRACT	TO USER/SUPERVISOR SPACE SIGNED LOAD BYTE LOAD HALF-WORD LOAD WORD LOAD DOUBLE WORD STORE BYTE STORE HALF-WORD STORE WORD STORE DOUBLE WORD TO USER SPACE UNSIGNED LOAD BYTE LOAD HALF-WORD TO ALTERNATE SPACE SIGNED LOAD WORD LOAD WORD LOAD WORD LOAD DOUBLE WORD STORE BYTE STORE HALF-WORD STORE BYTE STORE HALF-WORD STORE WORD STORE WORD STORE WORD STORE WORD ATOMIC OPERATION IN USER SPACE SWAP WORD
READ/WRITE CO READ PSR READ W WRITE PSR WRITE V READ TBR READ Y WRITE TBR WRITE Y	/IM WRASR	LOAD/STORE UNSIGNED BYTE ATOMIC OPERATION IN ALTERNATE SPACE SWAP WORD LOAD/STORE UNSIGEND BYTE

6. Interrupts

One of the key criteria to determine whether a processor is suitable for embedded applications is whether the processor can completely service interrupts within the minimum interrupt processing time. The processors implemented as the MB86830 series guarantee not only short average wait time but also short maximum wait time.

The interrupt response time is the sum of the time for the processor to complete the current task after recognizing an interrupt and the time for the processor to start executing the interrupt service routine. The MB86830 series offers a variety of functions to minimize the both factors.

To minimize the time to complete the current task, the MB86830 series is designed so that the task can be interrupted easily or it can be completed in a minimum of cycles. For this purpose, the MB86830 series implements the cache system that updates only one word at a time using a prefetch buffer when a cache miss occurs, interruptible integer division using a divide step instruction, high-speed multiplication using a multiplier, and a 4-word write buffer for processing a pending bus transaction.

To minimize the time required for starting executing the interrupt service routine, the processor switches the register window to a new one upon detection of an interrupt. This function allows the service routine to be executed

without saving the current register in advance. The user can also lock the service routine in the cache, allowing faster processing with the routine. At this time, the on-chip data cache can be used as a high-speed local stack to minimize the delay in accessing the routine variable in the service routine.

The MB86830 series has a maximum of 15 interrupt levels to directly support 15 interrupt sources. The highest interrupt level is nonmaskable.

7. Caches

The MB86830 series incorporates independent data and instruction caches, allowing a high-performance system to be constructed without the need for high-speed external memory or relevant control logics. The caches are mapped onto physical addresses.

The instruction cache consists of: 64 units/2 banks on the MB86831/835, 128 units/2 banks on the MB86832/836, 256 units/2 banks on a 32-byte line on the MB86834, and 64 units/1 bank on a 16-byte line on the MB86833. The data cache consists of: 64 units/2 banks on the MB86831/835, 64 units/1 bank on a 16-byte line on the MB86833, 128 units/2 banks on the MB86832/836, and 256 units/2 banks on a 32-byte line on the MB86834. (See "The composition of the data cache" and "The composition of the instruction cash.") Each line is divided into 4-byte sub-blocks. When a cache miss occurs, the cache is updated in one word (4 bytes) or four words (16 bytes), selectively. Updating the cache in one word eliminates the wait time for an interrupt generated for replacing a long cache line; updating the cache in four words can result improvement in cache hit rate.

Updating the cache in four words uses the burst mode. The instruction prefetch buffer fetches the next instruction in advance, assuming that it corresponds to the next instruction cache miss.

The caches can be used in the normal mode or in either of two lock modes. In the normal mode, the cache in two-way set-associative configuration replaces one of two corresponding entries using the LRU (Least Recently Used) algorithm. As an alternate method, the entire cache or only the selected entry can be locked depending on the lock mode in use. The lock mode can lock a time-critical routine in the cache. The global cache lock mode locks the entries in the entire instruction or data cache.

The two control bits in the cache control register enable or disable the lock in the instruction and data caches. Once an entire cache is locked, any valid entry in the cache cannot be replaced. To ensure optimum performance, however, an invalid entry is updated when it is accessed. This update is performed automatically without generating time penalty. The instruction or data entry selected by local cache locking can be locked automatically in the corresponding cache. This mechanism can ensure the fastest response from a certain important interrupt routine by locking the code of the routine in the cache.

Also, of those routines which can be removed from the cache, frequently used ones should be given priority in performance in some cases. In such cases, the entries can be locked.


The local cache lock mode can lock individual entries or lock entries automatically by hardware. To lock each entry, the lock bit in the corresponding cache tag line is set by software. For automatic cache locking, the lock function is enabled or disabled depending on the bit in the corresponding cache control register. The enable/disable bit is set at the beginning of the routine for which the entry is to be locked. The location of cache access generated with the bit enabling the lock function is locked in the cache. Automatic cache locking does not involve overhead other than the initial setting cycle.

When a cache entry is unlocked, the data cache assign the cache entry only at load time based on the write-through update policy. The write operation is buffered and the processor can continue execution while data is being written back to memory. In contrast, the data written to the locked data cache location is not written to main memory.


The above method reduces external bus access and allows part of the data cache to be used as on-chip RAM which is not mapped into external memory.

The data and instruction caches are designed to be accessed through the independent data and instruction buses to load/write data from/to the cache at a maximum speed of 1 CPI (Clock/Instruction).

• The composition of the data cache (For MB86832).



• The composition of the instruction cash (For MB86832).



8. Bus Interface

The bus interface unit (BIU) is designed to simplify the interface between the MB86830 series and other parts of the system. The non-multiplexed address bus and data bus allow a high-speed system to be constructed easily. Also, the internal circuitry allows such a system to be constructed with a minimum of external hardware. The bus interface supports programmable wait state generation, chip select output by address decoding, same-page detection for supporting page mode DRAM, booting from 8/16/32-bit memory, and a automatic reload timer for refreshing DRAM. In addition, the burst mode can be used to perform cache line fill operation at high speed.

9. DRAM Controller

With the DRAM controller controlling DRAM, the MB86830 series can write/read data to/from DRAM. The DRAM controller can control up to four banks on the MB86831/832/834 or only one bank on the MB86833/835. The fast page mode, DRAM mode, or EDO DRAM mode can be selected depending on the register setting. The DRAM

controller also controls the RAS and CAS to place DRAM in the self-refresh mode when the processor enters the sleep mode (low power consumption mode).

The MB86836 has no DRAM controller.

10. Interrupt Controller (IRC)

The interrupt controller (IRC) accepts interrupts inputs through eight channels, depending on the trigger mode and mask bit set for each of the channels. When accepting an interrupt, the interrupt controller encodes it according to the interrupt priority level and outputs the interrupt level to the processor. The interrupt level remains held unless it is cleared by the processor. The processor is not therefore informed of the next interrupt.

11. Multiplier Circuit

The CLKSEL1, and CLKSEL2 pins can be used to select the multiplier circuit to be used. The $\times 1$, $\times 2$, $\times 3$, $\times 4$, or $\times 5$ multiplier circuits are supported, which allow the processor to run faster.

12. IU (Integer Unit) Dedicated Registers (Not Memory Mapped)

(1)Processor Status Register (PSR)

$\text{bit} {\rightarrow}$	31 28	3 27	24	23			20	19	,	12	11	8	7	6	5	4 3	2	0
	0 0 0 Он		1 1 1 1н		ic	СС			Reserved		PIL		٥	PS	ET	Reserved	C	VΡ
	0 0 0 0H		1 1 1 IH	n	Z	٧	С		Neserveu		FIL		3	-3		Reserved		VF

bit 23 to bit 20 :Integer condition code [icc] (n:Negative = 1, z:Zero = 1, v:Overflow = 1, c:Carry = 1)

bit 19 to bit 12 :Reserved["0"Write, Don't care for read]

bit 11 to bit 8 :Processor Interrupt Level [PIL] (Value = 1 to 15, RST = X) bit 7 :Supervisor Mode [S] (Supervisor = 1, User = 0, RST = 1)

bit 6 :Prior S Mode [PS]


bit 5 :Enable Trap [ET] (Enable = 1, Disable = 0, RST = 0)

bit 4 to bit 3 :Reserved ["0"Write, Don't care for read]

bit 2 to bit 0 :Current Window Point [CWP] (Value = 0 to 7, RST = X)

X:Don't care

(2)Window Invalid Mask Register (WIM)




bit 31 to bit 8 :Reserved ["0"Write, Don't care for read]

bit 7 to bit 0 :Window mask [w7 to w0] (Invalid = 1, Valid = 0, RST = X)

X:Don't care

(3)Trap Base Register (TBR)



bit 31 to bit 12 :Trap base address [TBA] (RST = X)

bit 11 to bit 4 :Trap type [tt] (RST = X)

bit 0

(4)Y Registe	er (Y)										
bit→ 31											0
	State Register 17 (ASR17)										
bit→ 3										1	0
	Reserved									3	TVS
bit 31 to bit 1 bit 0	:Reserved ["0"Write, Don't care for read] :Single Vector Trapping [SVT] (Enable = 1, Disable = 0, F	RST =	0)								
The IU (integresults. Of the integer 2 to 0) in the commonly to	ger Unit) General-Purpose Registers (Not Memory per unit) contains 136 32-bit general-purpose registers for hold nese registers, only 32 registers can be accessed through blurit has eight register windows. The register window to be un Processor Status Register (PSR). Each register window con all register windows and 24 registers (in-register × 8, local retregisters are used commonly between adjacent register windows	ding a ocks o sed is nsists egiste	argu calle det of e r × 8	imer ed re term eight	giste ined t glob	er w by bal	rindo the regi	ows. CW ster	′P bi s av	ts (I aila	oits ble
(1)Zero Reg											0
	0										Ť
bit 31 to bit (:0										
(2)General ı bit→ 31	egister (r1 to r31)										0
Don't care	at reset.										
14. Bit ma	o of register with built-in CPU core										
·	U Control Register (CBIR)	AS	SI=	0x01	1, Ac	ddr	ess:	= 0x	:000	000	Ю0н
bit→ 3′	. , ,	9	_	7	6	5	4	3	2	1	0
	Reserved										
bit 31 to bit 1 bit 9 to bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1	0 :Reserved ["0"Write, Don't care for read] :Non-cacheable Wait-state [Don't care for read] :Cacheability Enable [Don't care for read] (Enable = 1, Di :Reserved ["0"Write, Don't care for read] :Write Buffer Enable (Enable = 1, Disable = 0, RST = 0) :Prefetch Buffer Enable (Enable = 1, Disable = 0, RST = :Data Cache Lock (Lock = 1, Unlock = 0, RST = 0) :Data Cache Enable (Enable = 1, Disable = 0, RST = 0) :Instruction Cache Lock (Lock = 1, Unlock = 0, RST = 0)	0)	= 0	, RS	iT = (0)					

:Instruction Cache Enable (Enable = 1, Disable = 0, RST = 0)

	ol Register (LCR)	ASI	= 0x	:01,	Add	ress	s= 0x			
bit→ 31	Reserved							2	1	0
bit 31 to bit 2 bit 1 bit 0	:Reserved ["0"Write, Don't care for read] :Data Cache Entry Auto Lock (Enable = 1, Disable = 0, Finstruction Cache Entry Auto Lock (Enable = 1, Disable = 1)			0)						
(3)Lock Contr	ol Save Register (LCSR)	ASI =	= 0x()1, A	ddr	ess	= 0 x	000	000	08 н
bit→ 31								2	1	0
	Reserved									
bit 31 to bit 2 bit 1 bit 0	:Reserved ["0"Write, Don't care for read] :Previous Data Cache Auto Lock (Off = 0, On = 1, RST = :Previous Instruction Cache Auto Lock (Off = 0, On = 1, F))							
(4)Restore Lo bit→ 31	ck Control Register (RLCR)	ASI =	0x0	1, A	ddre	ess =	= 0x(000	000 1	10 н 0
	Reserved									
bit 31 to bit 1 bit 0	:Reserved ["0"Write, Don't care for read] :Restore Lock Control Register (Restore = 1, Ignore = 0,	RST =	0)							
• •	ol Register (BCR)	ASI =	= 0x()1, A	ddr	ess	= 0 x			
bit→ 31	Descried							2	1	0
	Reserved									
bit 31 to bit 2 bit 1 bit 0	:Reserved ["0"Write, Don't care for read] :Data Burst Enable (Enable = 1, Disable = 0, RST = 0) :Instruction Burst Enable (Enable = 1, Disable = 0, RST =	= 0)								
(6)System Su	pport Control Register (SSCR)	ASI =	= 0x0)1, A	ddr	ess	= 0x(000	000	3 0 н
bit→ 31		8	7	6	5	4	3	2	1	0
	Reserved									
bit 31 to bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 to bit 0	:Reserved ["0"Write, Don't care for read] :DRAM Burst Enable (Enable = 1, Disable = 0, RST = 0) :DRAM Controller Enable (Enable = 1, Disable = 0, RST :Same Page Enable (Enable = 1, Disable = 0, RST = 0) :CS Enable (Enable = 1, Disable = 0, RST = 0) * :Programmable Wait-state (Enable = 1, Disable = 0, RST :Timer On/Off (Enable = 1, Disable = 0, RST = 0) :Reserved "0"Write, Don't care for read]	·								

^{*:}CS0 is always enable.

(7)Same Page Mask Register (SPGMR)

ASI = 0x01, Address = 0x00000120H

bit→ 31 30 23 22 1 0

ASI<7:0>Mask Address<31:10>Mask

bit 31 :Reserved ["0"Write, Don't care for read]

bit 30 to bit 23 :ASI<7:0>Mask (Care = 0, Don't Care = 1, RST = X) bit 22 to bit 1 :Address<31:10>Mask (Care = 0, Don't Care = 1, RST = X)

bit 0 :Reserved ["0"Write,Don't care for read]

X:Don't care

(8) Address Range Specifier Register (ARSR)

ASI = 0x01, Address = 0x00000124H to 0x00000134H

bit→ 31 30 23 22 1 0

ASI<7:0> Address<31:10>

bit 31 :Reserved ["0"Write, Don't care for read]

bit 30 to bit 23 :ASI<7:0>(RST = X) *

bit 22 to bit 1 :Address<31:10>(RST = X) *

bit 0 :Reserved ["0"Write, Don't care for read]

*CS0 is fixed to Address<31: $15 \ge 0$, Address<14: $10 \ge 0$, ASI<7: $0 \ge 0$ x09.

X:Don't care

(9) Address Mask Register (AMR)

ASI = 0x01, Address = 0x00000140H to 0x00000154H

bit→ 31 30 23 22 1 0

ASI<7:0>Mask Address<31:10>Mask

bit 31 :Reserved ["0"Write, Don't care for read]

bit 30 to bit 23 :ASI<7:0>Mask (CS0:RST = 0, CS1 to CS5:RST = X)

bit 22 to bit 1 :Address<31:10>Mask (CS0:RST = <31:15> = 0, <14:10> = 0x1f, CS1 to CS5:RST = X)

bit 0 :Reserved ["0"Write, Don't care for read]

X:Don't care

(10)Wait State Specifier Register (WSSR)

ASI = 0x01, Address = 0x00000160H to 0x00000168H

bit→ 31 27 26 22 21 20 19 18 14 13 9 8 7 6 5 4 3 0

| count 1 | count 2 | | count 1 | count 2 | | |

bit 31 to bit 27,bit 18 to bit 14 :count 1 (CS0:RST = 0x1f, CS1 to CS5:RST = 0) bit 26 to bit 22,bit 13 to bit 9 :count 2 (CS0:RST = 0x1f, CS1 to CS5:RST = 0)

bit 21,bit 8 :Wait Enable (On = 1, Off = 0,CS0:RST = 1, CS1 to CS5:RST = 0)

bit 20,bit 7 :Single Cycle Non Burst Mode (On = 1, Off = 0,RST = 0) bit 19,bit 6 :Override (On = 1, Off = 0, CS0 = 1, CS1 to CS5 = 0) bit 5,bit 4 :Single Cycle Burst Mode (On = 1, Off = 0, RST = 0)

bit 3 to bit 0 :Reserved ["0"Write, Don't care for read]

(11)Bus Width/Cacheable Register (BWCR) ASI = 0x01, Address = 0x0000016CH $bit\rightarrow$ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 31 24 8 7 6 5 4 3 2 1 CS₀ CS₅ CS4 Reserved CS5 CS4 CS3 CS2 CS1 CS3 CS2 CS₁ bit 31 to bit 24 :Reserved ["0"Write, Don't care for read] bit 23,bit 21,bit 19,bit 17,bit 15,bit 13 :Internal/External Cacheable (0 = External, 1 = Internal) bit 22,bit 20,bit 18,bit 16,bit 14,bit 12 :Cacheable (0 = cacheable, 1 = noncacheable)bit 11 to bit 10,bit 9 to bit 8,bit 7 to bit 6,bit 5 to bit 4, bit 3 to bit 2 :Bus Width Control bit bit 1 to bit 0 :Reserved ["0"Write, Don't care for read] (12)DRAM Refresh Timer Register (REFTMR) ASI = 0x01, Address = 0x00000174H $bit \rightarrow$ 31 30 16 15 0 Timer Value Reserved bit 31 :Test Mode ["0"Write, Don't care for read] bit 30 to bit 16 :Reserved ["0"Write, Don't care for read] :Timer Value (RST = 0xffff) bit 15 to bit 0 (13)DRAM Refresh Timer Pre-load (DRLD) ASI = 0x01, Address = 0x00000178H $bit \rightarrow$ 31 30 16 15 Timer Pre-load Value Reserved :3 Cycle Mode (On = 1, Off = 0, RST = 0) bit 30 to bit 16 :Reserved ["0"Write, Don't care for read] bit 15 to bit 0 :Timer Pre-load Value (RST = 0xffff) (14)Ancillary Version Register (VER2)[Read only] ASI = 0x01, Address = 0x00020000H $bit \rightarrow$ 31 16 15 0 Reserved Version bit 31 to bit 16 :Reserved [Don't care for read] bit 15 to bit 0 :Version (MB86831:Value = 0, MB86832:Value = 1, MB86833:Value = 2, MB86834:Value = 3, MB86835:Value = 4, MB86836:Value = 1) (15)Sleep Mode Register (SLPMD)[Write only] ASI = 0x01, Address = 0x00020004H $bit \rightarrow$ Reserved bit 31 to bit 1 :Reserved :Sleep Mode (On = 1, Off = 0, RST = 0) bit 0

15. Bit map of register for cash access (1)Instruction Tag Lock Bit (ICLOCK) [Wite only] ASI = 0x02Capacity 16 KB Bank 1:Address = 0x000000000 to 0x00001 fe0_H (+32) Bank 2:Address = 0x800000000 to 0x80001 feO_H (+32) Capacity 8 KB Bank 1:Address = 0x000000000 to 0x00000 (+32) Bank 2:Address = 0x800000000 to 0x80000 feO_H (+32) Bank 1:Address = 0x000000000 to 0x000007e0 (+32) Bank 2:Address = 0x800000000 to 0x800007e0 (+32) Capacity 2 KB Bank 1:Address = 0x000000000 to 0x000003f0 (+16) Bank 2:Address = 0x800000000 to 0x800003f0 (+16) Capacity 1 KB Bank 2:Address = 0x800000000 to 0x800003f0 (+16) $bit \rightarrow$ 31 1 0 Reserved bit 31 to bit 1 :Reserved ["0"Write, Don't care for read] :Entry Lock (Lock = 1, Unlock = 0, RST = 0) bit 0 (2)Data Tag Lock Bit (DCLOCK)[Wite only] ASI = 0x03Capacity 16 KB Bank 1:Address = 0x000000000 to 0x00001 fe0_H (+32) Bank 2:Address = 0x800000000 to 0x80001 feoH (+32) Capacity 8 KB Bank 1:Address = 0x000000000 to 0x00000 (+32) Bank 2:Address = 0x800000000 to 0x80000 feo_H (+32) Capacity 4 KB Bank 1:Address = 0x000000000 to 0x000007e0 (+32) Bank 2:Address = 0x800000000 to 0x800007e0 (+32) Capacity 2 KB Bank 1:Address = 0x000000000 to 0x000003f0 (+16) Bank 2:Address = 0x80000000h to 0x800003f0h (+16) Capacity 1 KB Bank 2:Address = 0x800000000 to 0x800003f0 (+16) $bit \rightarrow$ 31 1 Reserved

bit 31 to bit 1 :Reserved ["0"Write, Don't care for read] bit 0 :Entry Lock (Lock = 1, Unlock = 0, RST = 0)

```
(3)Instruction Cache Tag (ICTAG)
                                                     ASI = 0x0c
                                                     Capacity 16 KB
                                                        Bank 1:Address = 0x000000000 to 0x00001 fe0<sub>H</sub> (+32)
                                                        Bank 2:Address = 0x800000000 to 0x80001 feoH (+32)
                                                     Capacity 8 KB
                                                        Bank 1:Address = 0x000000000 to 0x000000 (+32)
                                                        Bank 2:Address = 0x80000000 to 0x80000 fe0<sub>H</sub> (+32)
                                                     Capacity 4 KB
                                                        Bank 1:Address = 0x000000000 to 0x000007e0 (+32)
                                                        Bank 2:Address = 0x800000000 to 0x800007e0 (+32)
                                                     Capacity 2 KB
                                                        Bank 1:Address = 0x00000000h to 0x000003f0h (+16)
                                                        Bank 2:Address = 0x800000000 to 0x800003f0 (+16)
                                                     Capacity 1 KB
                                                        Bank 2:Address = 0x80000000H to 0x800003f0H (+16)
  bit \rightarrow
          31
                                                        13 12 11 10 9
                                                                                    6
                                                                                        5
                                                                                                   2
                                                                                                      1
                             Address Tag
bit 31 to bit 13 :Address Tag (RST = X)
               :Capacity 16 KB = <Reserved>, Other = <Address Tag>
bit 12
               :Capacity 16 KB, 8 KB = <Reserved>, Other = <Address Tag>
bit 11
bit 10
               :Capacity 16 KB, 8 KB, 4 KB = <Sub Block Valid>(Valid = 1, Invalid = 0, RST = 0)
                Capacity 2 KB, 1 KB = <Address Tag>
bit 9 to bit 6
               :Sub Block Valid (Valid = 1, Invalid = 0,RST = 0)
               :Capacity 16 KB, 8 KB, 4 KB = <Sub Block Valid>(Valid = 1, Invalid = 0, RST = 0)
bit 4 to bit 2
                Capacity2 KB, 1 KB = <Reserved> [Don't care for read]
bit 5
               :User/Supervisor (User = 0, Supervisor = 1, RST = X)
               :Capacity1 KB = <Reserved>, Other= LRU (RST = 0) *
bit 1
               :Entry Lock (Lock = 1, Unlock = 0, RST = 0)
bit 0
*:BANK only, BANK 2 is Reserved
X:Don't care
(4)Instruction Cache Invalidate Register (ICINVLD)[Wite only]
                                                     ASI = 0x0c
                                                     Capacity 16 KB
                                                        Bank 1:Address = 0x00008000H
                                                        Bank 2:Address = 0x80008000H
                                                     Other
                                                        Bank 1:Address = 0x00001000H
                                                        Bank 2:Address = 0x80001000H
  bit \rightarrow
          31
                                                                                                    2
                                                                                                           0
                                                   Reserved
bit 31 to bit 2
               :Reserved ["0"Write]
```

:Cache LRÜ, Lock Bit Clear (Clear = 1, Not Clear = 0)

:Valid Bit Clear (Clear = 1, Not Clear = 0)

bit 1 bit 0

```
(5)Instruction Cache Data RAM (ICDATA)
                                                     ASI = 0x0d
                                                     Capacity 16 KB
                                                        Bank 1:Address = 0x000000000 to 0x00001ffch (+4)
                                                        Bank 2:Address = 0x80000000h to 0x80001ffch (+4)
                                                     Capacity 8 KB
                                                        Bank 1:Address = 0x000000000 to 0x000000ffch (+4)
                                                        Bank 2:Address = 0x80000000h to 0x80000ffch (+4)
                                                     Capacity 4 KB
                                                        Bank 1:Address = 0x000000000 to 0x000007 fch (+4)
                                                        Bank 2:Address = 0x80000000h to 0x800007fch (+4)
                                                     Capacity 2 KB
                                                        Bank 1:Address = 0x00000000h to 0x000003fch (+4)
                                                        Bank 2:Address = 0x80000000h to 0x800003fch (+4)
                                                     Capacity 1 KB
                                                        Bank 2:Address = 0x80000000 to 0x800003fch
  bit \rightarrow
          31
                                                                                                           0
                                                         Data
bit 31 to bit 0:Data (RST = X)
X:Don't care
(6) Data Cache Tag (DCTAG)
                                                     ASI = 0x0e
                                                     Capacity 16 KB
                                                        Bank 1:Address = 0x000000000 to 0x00001 fe0<sub>H</sub> (+32)
                                                        Bank 2:Address = 0x800000000 to 0x80001 feo (+32)
                                                     Capacity 8 KB
                                                        Bank 1:Address = 0x000000000 to 0x00000 fe0<sub>H</sub> (+32)
                                                        Bank 2:Address = 0x80000000H to 0x80000feOH (+32)
                                                     Capacity 4 KB
                                                        Bank 1:Address = 0x000000000 to 0x000007e0 (+32)
                                                        Bank 2:Address = 0x800000000 to 0x800007e0 (+32)
                                                     Capacity 2 KB
                                                        Bank 1:Address = 0x000000000 to 0x000003f0 H(+16)
                                                        Bank 2:Address = 0x80000000h to 0x800003f0h (+16)
                                                     Capacity 1 KB
                                                        Bank 2:Address = 0x80000000h to 0x800003f0h (+16)
  bit \rightarrow
          31
                                                        13 12 11 10 9
                                                                                    6
                                                                                        5
                                                                                            4
                                                                                                    2
                                                                                                       1
                             Address Tag
bit 31 to bit 13 :Address Tag (RST = X)
               :Capacity 16 KB = <Reserved>, Other = <Address Tag>
bit 12
               :Capacity 16 KB, 8 KB = <Reserved>, Other = <Address Tag>
bit 11
               :Capacity 16 KB, 8 KB, 4 KB = <Sub Block Valid>(Valid = 1, Invalid = 0, RST = 0)
bit 10
                Capacity 2 KB, 1 KB = <Address Tag>
bit 9 to bit 6
               :Sub Block Valid (Valid = 1, Invalid = 0,RST = 0)
               :Capacity 16 KB, 8 KB, 4 KB = <Sub Block Valid>(Valid = 1, Invalid = 0, RST = 0)
bit 4 to bit 2
                Capacity 2 KB, 1 KB = <Reserved>[Don't care for read]
bit 5
               :User/Supervisor (User = 1, Supervisor = 0, RST = X)
               :Capacity 1 KB = <Reserved>, Other = LRU (RST = 0) *
bit 1
bit 0
               :Entry Lock (Lock = 1, Unlock = 0, RST = 0)
```

^{*:}BANK 1 only, BANK 2 is Reserved X:Don't care

```
(7)Data Cache Invalidate Register (DCINVLD)[Wite only]
                                                     ASI = 0x0e
                                                     Capacity 16 KB
                                                        Bank 1:Address = 0x00008000H
                                                        Bank 2:Address = 0x80008000H
                                                     Other
                                                        Bank 1:Address = 0x00001000H
                                                        Bank 2:Address = 0x80001000H
  \text{bit}{\rightarrow}
          31
                                                                                                    2
                                                                                                       1
                                                    Reserved
bit 31 to bit 2
               :Reserved ["0"Write]
               :Cache LRU, Lock Bit Clear (Clear = 1, Not Clear = 0)
bit 1
bit 0
               :Valid Bit Clear (Clear = 1, Not Clear = 0)
(8) Data Cache Data RAM(DCDATA)
                                                     ASI = 0x0f
                                                     Capacity 16 KB
                                                        Bank 1:Address = 0x000000000 to 0x00001ffch (+4)
                                                        Bank 2:Address = 0x80000000H to 0x80001ffcH (+4)
                                                     Capacity 8 KB
                                                        Bank 1:Address = 0x000000000 to 0x000000ffcH(+4)
                                                        Bank 2:Address = 0x80000000H to 0x80000ffcH (+4)
                                                     Capacity 4 KB
                                                        Bank 1:Address = 0x000000000 to 0x000007 fcH (+4)
                                                        Bank 2:Address = 0x80000000H to 0x800007fcH (+4)
                                                     Capacity 2 KB
                                                        Bank 1:Address = 0x000000000 to 0x000003 fc+ (+4)
                                                        Bank 2:Address = 0x800000000 to 0x800003 fc (+4)
                                                     Capacity 1 KB
                                                        Bank 2:Address = 0x800000000 to 0x800003 fc (+4)
   bit \rightarrow
          31
                                                                                                            0
                                                          Data
bit 31 to bit 0
               :Data (RST = X)
```

X:Don't care

16. Interrupt controller (IRC)

(1)Trigger Mode 0 Register (TRGM0)

CS3# = L, Address<9:2> = 0x00


$\text{bit} {\rightarrow}$	31 1	6 15 14	13 12	11 10	9 8	7 6	5 4	3 2	1 0
	Reserved	ch 15	ch 14	ch 13	ch 12	ch 11	ch 10	ch 9	ch 8

bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 to bit 0 :Trigger Mode (High Level = 00, Low Level = 01, High Edge = 10, Low Edge = 11, RST = 00)

(2)Trigger Mode 1 Register (TRGM1)

CS3# = L, Address < 9:2 > = 0x01



bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 to bit 2 :Trigger Mode (High Level = 00, Low Level = 01, High Edge = 10, Low Edge = 11, RST = 00)

bit 1 to bit 0 :Reserved ["0"Write, Read"0"]

(3)Request Sense Register (REQSNS)[Read only]

CS3# = L, Address < 9:2 > = 0x02




bit 31 to bit 16 :Reserved [Don't care for read]

bit 15 to bit 1 :Request Sense 15 to Request Sense 1 (RST = 0)

bit 0 :Reserved [Read"0"]

(4)Request Clear Register (REQCLR)[Wite only]

CS3# = L, Address < 9:2 > = 0x03



bit 31 to bit 16 :Reserved ["0"Write]

bit 15 to bit 1 :Request Clear 15 to Request Clear 1 (Clear = 1, Not Clear = 0)

bit 0 :Reserved ["0"Write]

(5)Interrupt Mask Register (IMASK)

CS3# = L, Address < 9:2 > = 0x04




bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 to bit 1 :Mask 15 to Mask 1 (Mask = 1, Not Mask = 0, RST = 1)

bit 0 :IRL Mask (Mask = 1, Not Mask = 0, RST = 0)

(6)IRL Latch/Clear Register (IRLAT)

CS3# = L, Address < 9:2 > = 0x05



bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]


bit 15 to bit 5 :Reserved ["0"Write, Read"0"]

bit 4 :IRL Clear [Wite only] (Clear = 1, Not Clear = 0)

bit 3 to bit 0 :IRL Latch [Read only] (RST = 0000)

(7)IRC Mode Register (IMODE)

CS3# = L, Address<9:2> = 0x06



bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 to bit 2 :Reserved ["0"Write, Read"0"]

bit 1 to bit 0 :IRC Mode [IRCMD] (Disable = 00, Enable = 01, RST = 00)

17. DRAM controller

(1)DRAM Bank Configuration Register (DBANKR)

CS3# = L, Address < 9:2 > = 0x08

$bit \rightarrow$	31	1	1	10	9	8	7	6	4	4	3		0
	ERR	Reserved		STAI		HE	TP	(COL			BKSIZE	

bit 31 :Access Error [ERR] (Error = 1, No Error = 0, RST = X, "0"Write Clear)

bit 30 to bit 11 :Reserved ["0"Write, Don't care for read] bit 10 to bit 9 :DRAM Start Address [STADR] (RST = 01)

bit 8 :Hyper Page Enable [HE] (Page Mode DRAM = 0, EDO DRAM = 1, RST = 0)


bit 7 :DRAM Type[TP] (4CAS-1WE= 0, 4WE -1CAS = 1, RST = 0)

bit 6 to bit 4 :Column Address [COL] (RST = 011) bit 3 to bit 0 :Bank Size [BKSIZE] (RST = 0011)

X:Don't care

(2)DRAM Timing Register (DTIMR)

CS3# = L, Address<9:2> = 0x09



bit 31 to bit 5 :Reserved ["0"Write, Don't care for read]

bit 4 :RAS#Precharge time specification bits [T_{RPS}] at Self-Refresh (2 Cycle = 0, 4 Cycle = 1, RST = 1)

bit 3 to bit 2 :RAS#Pulse width specification bit [Trascbr] at CBR Refresh

(1 Cycle = 00, 2 Cycle = 01, 3 Cycle = 10, RST = 01)

bit 1 :CAS#Pulse width specification bit [TcAs] (1 Cycle = 0, 2 Cycle = 1, RST = 1) bit 0 :RAS#Precharge width specification bit [TRP] (1 Cycle = 0, 2 Cycle = 1, RST = 0)

18. DSU (Debugging support unit)(MB86832/834) (1)Instruction Address Descriptor Register (INSTADR) ASI = 0x01, Address = 0x0000ff00h to 0x0000ff04h $bit \rightarrow$ Instruction Address Compare Data Reserved :Instruction Address Compare Data (RST = 0x00000000H) bit 31 to bit 2 bit 1 to bit 0 :Reserved ["0"Write, Don't care for read] (2) Data Address Descriptor Register (DATAADR) ASI = 0x01, Address = 0x00000ff08h to 0x0000ff0ch $bit \rightarrow$ 0 31 Data Address Compare Data bit 31 to bit 0 :Data Address Compare Data (RST = 0x0000000000H) (3) Data Value Descriptor Register (DVDR) ASI = 0x01, Address = 0x0000ff10H $bit \rightarrow$ 31 Data Value :Data Value (RST = 0x000000000H) bit 31 to bit 0 (4) Data Value Descriptor Register/Mask Register (DVDMSK) ASI = 0x01, Address = 0x0000ff14H $bit \rightarrow$ 0 31 Data/Mask Value bit 31 to bit 0 :Data/Mask Value (RST = 0x000000000H) (5) Debug Control Register (DSUCR) ASI = 0x01, Address = 0x0000ff18H $bit \rightarrow$ 31 7 6 5 4 3 2 1 0 24 23 16 15 14 13 9 8 ASI Value2 ASI Value1 Reserved bit 31 to bit 24 :ASI Value2 (RST = 0x00) bit 23 to bit 16 :ASI Value1 (RST = 0x00) bit 15 :Instruction User/Supervrisor2 (Supervrisor = 1, User = 0, RST = 0) bit 14 :Instruction User/Supervrisor1 (Supervrisor = 1, User = 0, RST = 0) :Reserved bit 13 to bit 9 :Enable Data Address2 Break (Enable = 1, Disable = 0, RST = 0) bit 8 bit 7 :Enable Data Address1 Break (Enable = 1, Disable = 0, RST = 0) bit 6 :Enable Instruction Address2 Break (Enable = 1, Disable = 0, RST = 0) :Enable Instruction Address1 Break (Enable = 1, Disable = 0, RST = 0) bit 5 :Single Step (On = 1, Off = 0, RST = 0) bit 4 :Data Value Transaction Type (RST = 0x0) bit 3 to bit 2

bit 3	bit 2	Туре
0	0	Break only on Loads
0	1	Break only on Stores
1	0	Break on Load or Store
1	1	Break Always

bit 1 :Data Value Condition (Outside = 1, Inside = 0, RST = 0) bit 0 :Data Value Mask (Mask = 1, Range = 0, RST = 0)

(6) Debug Status Register (DSR)

ASI = 0x01, Address = 0x0000ff1CH

$\text{bit} \rightarrow$	31	6	5	4	3	2	1	0
	Reserved							

bit 31 to bit 6 :Reserved ["0"Write, Don't care for read]


 $\begin{array}{lll} \text{bit 5} & \text{:Data Address 2 Match (Match = 1, Not Match = 0, RST = 0)} \\ \text{bit 4} & \text{:Data Address 1 Match (Match = 1, Not Match = 0, RST = 0)} \\ \text{bit 3} & \text{:Instruction Address 2 Match (Match = 1, Not Match = 0, RST = 0)} \\ \text{bit 2} & \text{:Instruction Address 1 Match (Match = 1, Not Match = 0, RST = 0)} \\ \end{array}$

bit 1 :EMUENBL [Read only]
bit 0 :EMUBRK [Read only]

19. Clock gear (Not supported in MB86831-66,80)

Internal Clock Control/Status Register (ICCS)

CS3# = **L**, Address<9:2> = 0x0b



bit 31 to bit 7 :Reserved ["0"Write, Don't care for read]

bit 6 to bit 4 :Internal Clock Status [CLKST]

bit 3 :Internal Clock Change Enable [CE] (Enable = 1, Disable = 0, RST = 0)

bit 2 to bit 0 :Internal Clock Select [CLKSEL]

CLKST	Internal Clock
100	×1
101	× 2
110	×3
111	× 4
011	× 5
010	
001	Reserved
000	

· Register explanation

Internal Clock Control/Status Register (ICCS)

$\text{bit} {\rightarrow}$	31 7	6 4	3	2 0	
	Reserved	CLKST	CE	CLKSEL	1

bit 31 to bit 7

:Reserved ["0"Write, Don't care for read]

bit 6 to bit 4

:CLKST (Internal Clock Status)(An initial value is a set point of external terminal CLKSEL2, CLKSEL1, and CLKSEL0.)

Can know the multiplication rate that CPU works by the bit which shows Internal Clock.

CLKST	Internal Clock					
100	× 1					
101	× 2					
110	×3					
111	× 4					
011	× 5					
010						
001	Reserved					
000						

:CE (Internal Clock Change Enable)(Initial value "0") bit 3

> Internal Clock change inable bit. Internal Clock is changed according to the CLKSEL bit according to this value at sleep mode (low power consumption mode).

- 1: Internal Clock is changed by the CLKSEL bit.
- 0: No change Internal Clock.

It is necessary to set "1" in this bit to change Internal Clock before sleep mode (low power consumption mode) is set.


bit 2 to bit 0

:CLKSEL (Internal Clock Select) Internal Clock specification bit.

20. General-purpose 16-bit Timer (MB86836)

(1) Prescaler0 (PRS0)

CS3# = L, Address < 9:2 > = 0x0c



bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 :External Clock ["0"Write]

Support to only internal clock mode

bit 14 :Test ["0"Write]

:Reserved ["0"Write, Don't care for read] bit 13 to bit 11

bit 10 to bit 8 :Select (RST = 000)

bit 7 to bit 0 :Prescale Value (RST = 01)

(2) Timer Control Register (TCR)

CS3# = L, Address<9:2> = 0x0d

$bit \rightarrow$	31	16	15	14	13	12	11	10	9	8	7	6	5	3	2	0
	Reserved															

bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 :Value Of OUT Signal bit 14 :Value Of IN Signal

bit 13 :Reserved ["0"Write, Don't care for read]

bit 12 :Test ["0"Write]

bit 11 :Count Enable (Enable = 1, Disable = 0, RST = 0)

bit 10 to bit 9 :Clock Select (Internal Clock = 0, Prescaler Clock = 2, Don't Use = 1 or 3, RST = 0)


bit 8 to bit 7 :OUT Signal Control (Keep = 0, Set = 1, Reset = 2, Don't Use = 3)

bit 6 :Invert (true = 0, Invert = 1, RST = 0)

bit 5 to bit 3 :Mode Select bit 2 to bit 0 :Event Select

(3) Reload Value Register (RVR)

CS3# = L, Address < 9:2 > = 0x0e




bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 to bit 0 :Reload Value

(4) Count Value Register (CVR) [Read Only]

CS3# = L, Address<9:2> = 0x0f



bit 31 to bit 16 :Reserved ["0"Write, Don't care for read]

bit 15 to bit 0 :Count Value

For details on each register, refer to the manual for the MB86942.

21. Notes on Register Setting

(1)Cache/BIU Control Register

- To set Cache Enable or Cache Disable, be sure to insert at least three NOP instructions after the Enable or Disable instruction.
- The Non-Cacheable bit (bit 9, bit 8) and Cacheability Enable bit (bit 7) cannot be read.

(2)Bus Control Register

• Enable burst transfer after setting Cache Enable. To set Cache Disable, disable burst transfer in advance.

(3) System Support Control Register

- Set Cache Enable before setting DRAM Burst Enable. To set Cache Disable, disable the DRAM Burst Enable bit
- Before setting DRAM Burst Enable, be sure to set Burst Enable using the Bus Control Register.
- The SAMEPAGE# pin may become "L" at the first CS4 access after setting Same Page Enable.
- The Same Page circuit holds previous data even after the bus master is changed.
- Set the Same Page Mask Register before setting Same Page Enable to "1".
- Before changing the Same Page Enable (bit 5) setting, set Cache Disable.
- Set all of the Address Range Specifier Registers and Address Mask Registers before setting CS Enable to "1". (Set all of the Address Range Specifier Registers and Address Mask Registers even if any CS is not to be used.)
- Before changing the CS Enable (bit 4) setting, set Cache Disable.
- When setting the Programmable Wait-state, be sure to set the Wait State Specifier Register.

(4)Wait State Specifier Register

- Do not set the Wait Enable bit and the Single Cycle Non Burst Mode bit to "1" at the same time.
- If the Single Cycle Non Burst Mode bit is set to "1" in the burst mode, the ready signal is generated in one cycle regardless of the setting of the Single Cycle Burst Mode bit.
- When setting the CS3 Wait State Specifier Register, be sure to set the Override bit to "1". (The Wait State bit can also be set to "1".)
 - When the half-word load instruction is executed with CS3 in 16-bit Bus Mode, the CPU accesses twice but the ready signal from the peripheral resource is generated only once. Therefore the CPU hangs at the second access. To generate the second ready signal, set the Wait Enable bit to "1" (the CPU discards the data received at the second access).

(5) Bus Width/Cacheable Register

- In the DRAM Controller Enable state with CS4# = "L", CS5 is handled as a Non-Cacheable signal.
- In the DRAM Controller Enable state, the CS5 bus width follows the CS4 bus width setting. When the CS4 Bus Width Control bit has been set to (10) 2, for example, the CS5 bus width is forced to be set to (10) 2.
- The CS3 Bus Width can be set only to the 16-bit or 32-bit bus width. When the 16-bit bus width is set, use Half-Word Load (address "0") or Half-Word Store (address "0") to access the interrupt controller (IRC) and DRAM controller registers.

(6)DRAM Refresh Timer Register

- Be sure to set the Test Mode bit to "0". Otherwise, TOVF# may not become "L".
- Since the timer performs counting based on the external clock, it is not affected by the multiplier circuit.

(7)Sleep Mode Register

- To set the sleep mode (low power consumption mode), disable the caches.
- The instruction to set the sleep mode (low power consumption mode) must be followed by at least three NOP
 instructions.

(8)Trigger Mode Register

• Set the Interrupt Mask Register to (ffff)₁₆ before changing the Trigger mode.

• The Request Sense Register may contain "1" when the Trigger Mode is changed. Therefore, issue "Request Clear" before canceling interrupt masks.

The interrupt controller (IRC) and DRAM controller registers cannot be accessed until CS3# becomes "L".

(9)Cache Invalidate Register

When the caches are off, write to the Cache Invalidate Register.


(10)Internal Clock Control/Status Register


To change clock multiplication by setting the CE bit in the internal clock control/status register to "1", input the "L" pulse to the WKUP# pin at least 4000 CLKIN after entering the sleep mode.


■ ORDERINGINFORMATION

Part number	Package	Remarks
MB86831PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86831-80PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86832-66PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86832- 80PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86832-100PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86833PMT2	Plastic LQFP 144-pin (FPT-144P-M08)	
MB86834PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86834-120PFV	Plastic QFP 176-pin (FPT-176P-M01)	
MB86835PMT2	Plastic LQFP 144-pin (FPT-144P-M08)	
MB86836PMT2	Plastic LQFP 144-pin (FPT-144P-M08)	
MB86836-108PMT2	Plastic LQFP 144-pin (FPT-144P-M08)	Under development
MB86836PBT	Plastic FBGA 144-pin (BGA-144P-M02)	
MB86836-108PBT	Plastic FBGA 144-pin (BGA-144P-M02)	Under development

■ PACKAGE DIMENSIONS







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany Tel: (06103) 690-0

Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F9909