FUJITSU SEMICONDUCTOR DATA SHEET

DS07-13606-1E

WW.DZSC.CO

,<mark>专业PCB打样</mark>工厂,24小时加急出货

16-bit Proprietary Microcontroller

CMOS

F²MC-16L MB90620A Series

MB90622A/623A/P623A

DESCRIPTION

The MB90620A series is a line of general-purpose, 16-bit microcontrollers designed for those applications which require high-speed real-time processing, proving to be suitable for various industrial machines, camera and video devices, OA equipment, and for process control. The CPU used in this series is the F²MC*-16L. The instruction set for the F²MC-16L CPU core is designed to be optimized for controller applications while inheriting the AT architecture of the F²MC-16/16H series, allowing a wide range of control tasks to be processed efficiently at high speed.

The peripheral resources integrated in the MB90620A series include: the UART (clock asynchronous/ synchronous transfer) \times 1 channel, the extended serial I/O interface \times 1 channel, the A/D converter (8/10-bit precision) \times 4 channels, the 16-bit PPG timer (PWM/single-shot function) \times 2 channels, the 16-bit reload timer \times 3 channels, the 16-bit free-run timer (built-in compare register: 2 channels) \times 2 channels, the external interrupt \times 8 channels, the watch timer \times 1 channel, LCD controller/driver 32 segments \times 4 commons.

*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES


F²MC-16L CPU

- Minimum execution time: 83.33 ns (at machine clock frequency of 12 MHz)
- Dual-clock control systems
- PLL clock control

(Continued)

PACKAGE

100-pin Plastic LQFP



(FPT-100P-M05)

(Continued)

- Instruction set optimized for controller applications
 Variety of data types: bit, byte, word, long-word
 Expanded addressing modes: 23 types
 High coding efficiency
 Improvement of high-precision arithmetic operations through use of 32-bit accumulator
- Instruction set supports high-level language (C language) and multitasking Inclusion of system stack pointer Enhanced pointer-indirect instructions
- Barrel shift instruction
- Improved execution speed: 4-byte instruction queue
- 8-level, 32-factor powerful interrupt service functions
- Automatic transfer function independent of CPU (EI²OS)
- General-purpose ports: max. 59 channels
- 18-bit timebase timer/15-bit watch timer
- Watchdog timer function
- CPU intermittent operation function
- Various standby modes


Peripheral blocks

- ROM:32 Kbytes (MB90622A) 48 Kbytes (MB90623A)
- One-time PROM: 48 Kbytes (MB90P623A)
- RAM: 1.64 Kbytes (MB90622A)
 - 2 Kbytes (MB90623A/P623A)
- General-purpose ports: max. 59 channels
- Dual-clock control system
- PLL clock multiplication control system
- UART: 1 channel
- Can be used for either asynchronous transfer or synchronous transfer with clock
- Extended serial I/O interface: 1 channel Can be used for 8-bit synchronous transfer
- A/D converter (8/10-bit resolution): 4 channels
- PPG (Programable pulse generator): 2 channels
- 16-bit reload timer: 3 channels
- 16-bit free-run timer: 2 channels
 With compare register 2 channels
- LCD controller/driver 32 segments, 4 commons
- External interrupts: 8 channels
- 18-bit timebase timer
- 15-bit watch timer
- Watchdog timer function
- CPU intermittent operation function
- Standby mode Watch mode Sleep mode
 - Stop mode

■ PRODUCT LINEUP

Part number	MB90622A	MB90623A	MB90P623A				
Parameter	WID90022A	WID90023A	MB90F023A				
Classification		iction products)M products)	One-time model				
ROM size	32 Kbytes	48 Kbytes	48 Kbytes				
RAM size	1.64 Kbytes	2 Kbytes	2 Kbytes				
CPU functions	Number of instructions: 340 Instruction bit length: 8 or 16 bits Instruction length: 1 to 7 bytes Data bit length: 1, 4, 8, 16, or 32 bits Minimum execution time: 83.33 ns at 12 MHz (internal)						
Oscillation circuit	Dual-c	lock system of main clock and	sub clock				
Ports	I/O ports	Max. 59 channels I/O ports (CMOS): 17 (CMOS) with pull-up resistor a I/O ports (open drain): 18	vailable: 24				
UART	Number of channels: 1 Clock synchronous communication (1202 to 9615 bps, full-duplex double buffering) Clock asynchronous communication (62.5 K to 1 M bps, full-duplex double buffering) Supports multiprocessor mode						
Serial	Number of channels: 1 Internal or external clock mode Clock synchronous transfer (62.5 kHz to 1 MHz, "LSB first" or "MSB first" transfer)						
A/D converter	Resolution: 10 or 8 bits, Number of input channels: 4 Single-conversion mode (conversion for a specified input channel) Scan conversion mode (continuous conversion for specified consecutive channels) Continuous conversion mode (repeated conversion for a specified channel) Stop conversion mode (periodical conversion)						
Timer	Number of channels: 3 16-bit reload timer operation (operation clock: SUB/2, \u03c6/2 ³ , \u03c6/2 ⁵ , external)						
Free-run timer	Number of channels: 2 16-bit up-counter (four types of count clocks) 2 channels on each timer of the compare register (compare matching interrupt available)						
PPG timer	Number of channels: 2 PWM function, single-shot function With external trigger function						
LCD controller /driver	Common output: 4 channels, Segment output: 32 channels Direct driving of the LCD module 16 bytes of data memory for display Operation clock source (main clock/sub clock selective)						
Standby modes	Stop	o mode, sleep mode, and watcl	n mode				
PLL functions	Main	clock multiplication (×1, ×2, ×3	and ×4)				
Package		FPT-100P-M05					

PIN ASSIGNMENT



■ PIN DESCRIPTION


Pin no.	Pin name	Circuit type	Function
77 78	X1A X0A	A (Oscillation)	Crystal oscillator pins (32 kHz)
79	Vss	Power supply	Digital circuit power supply (GND) pin
80 81	X0 X1	A (Oscillation)	Crystal/FAR oscillator pins (4 MHz)
82	Vcc	Power supply	Digital circuit power supply pin
83 to 89	P00 to P06	M (CMOS/H)	General-purpose I/O ports At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
	INT0 to INT6		External interrupt request input pins When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on these pins, except when using them for output deliberately.
90	P07	G (CMOS)	General-purpose I/O port At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
91 to 98	P10 to P17	G (CMOS)	General-purpose I/O ports At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
99, 100 1, 2	P20 to P23	G (CMOS)	General-purpose I/O ports At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
3	P24	F (CMOS/H)	General-purpose I/O port At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
	SINO		UART serial data input pin During UART input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on these pins, except when using them for output deliberately.
4	P25	G (CMOS)	General-purpose I/O port At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
	SOT0		UART serial data output pin This function is available when the UART serial data output is enabled.
5	P26	F (CMOS/H)	General-purpose I/O port At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
	SCK0		UART serial data I/O pin This function is available when the UART clock output is enabled. During UART input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on these pins, except when using them for output deliberately.


Pin no.	Pin name	Circuit type	Function
6	P27	G (CMOS)	General-purpose I/O port At this pin, a pull-up resistor is added in the input mode depending on the settings of the pull-up resistor setting register.
	СКОТ		Clock output pin This function is available when clock output is enabled.
7	P30	E	General-purpose I/O port
	SIN1	(CMOS/H)	I/O extended serial data input pin This pin, as required, is used for input during input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
8	P31	D	General-purpose I/O port
	SOT1	(CMOS)	I/O extended serial data output pin This function is available when serial data data output is enabled.
9	Vss	Power supply	Digital circuit power supply (GND) pin
10	P32	E	General-purpose I/O port
	SCK1	(CMOS/H)	I/O extended serial clock I/O pins This function is available when clock input is enabled. This pin, as required, is used for input during input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
11 to 14	P33 to P36	D (CMOS)	General-purpose I/O ports
15	P37	E	General-purpose I/O port
TRG		(CMOS/H)	PPG0 and PPG1 external trigger input pin
	ATG		A/D converter trigger input pin During A/D converter input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on these pins, except when using them for output deliberately.
16	P40	D (CMOS)	General-purpose I/O port This function is available when PPG timer 0 output is disabled.
PPG0			PPG timer 0 output pin This function is available when the PPG timer 0 waveform output is enabled.
17	P41	D (CMOS)	General-purpose I/O port This function is available when PPG timer 1 output is disabled.
PPG1			PPG timer 1 output pin This function is available when the PPG timer 1 waveform output is enabled.


	P42	L	Concercl automatic I/O port		
۱ I.		(CMOS/H)	General-purpose I/O port This function is available when the timer output from timer 0 is disabled.		
	INT7		External interrupt request input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on these pins, except when using them for output deliberately.		
	TIO0		Timer input pin The data on this pin is used as event count signal for timer 0. Timer output pin This function is available when the timer output from timer 0 is enabled.		
19 F	P43	E (CMOS/H)	General-purpose I/O port This function is available when the timer output from timer 1 is disabled.		
	TIO1		Timer input pin The data on this pin is used as event count signal for timer 1. Timer output pin This function is available when the timer output from timer 1 is enabled.		
20 F	P44	E (CMOS/H)	General-purpose I/O port This function is available when the timer output from timer 2 is disabled.		
	TIO2		Timer input pin The data on this pin is used as event count signal for timer 2. Timer output pin This function is available when the timer output from timer 2 is enabled.		
21 ۱	Vcc	Power supply	Digital circuit power supply pin		
22, 23 F	P45, P46	H (CMOS)	Open-drain I/O ports		
24 to 27	V0 to V3	Power supply	LCDC reference power supply pins		
	COM0 to COM3	К	LCDC common pins		
32 /	AVcc	Power supply	Analog circuit power supply pin This power supply must only be turned on or off when electric potential of AVcc or greater is applied to Vcc.		
33 /	AVRH	Power supply	Analog circuit reference voltage input pin This pin must only be turned on or off when electric potential of AVRH or greater is applied to AVcc.		
34 A	AVRL	Power supply	Analog circuit reference voltage input pin		
35 A	AVss	Power supply	Analog circuit power supply (GND) pin		

Pin no.	Pin name	Circuit type	Function
36 to 39	P50 to P53	l (AD)	General-purpose I/O ports This function is available when "port" is specified in the analog input enable register.
	AN0 to AN3		A/D converter analog input pins This function is available when the analog input enable register specification is "AD."
40	Vss	Power supply	Digital circuit power supply (GND) pin
41 to 46	SEG00 to SEG05	К	LCDC segment-only pins
47 to 49	MD0 to MD2	C (CMOS)	Operating mode selection input pins Connect directly to Vcc or Vss.
50 to 59	SEG06 to SEG15	К	LCDC segment-only pins
60 to 67	P60 to P67	J	Open-drain I/O ports This is available when enabled by the LCR2.
	SEG16 to SEG23		LCDC segment pins
68 to 74	P70 to P76	J	Open-drain I/O ports This is available when enabled by the LCR2.
	SEG24 to SEG30		LCDC segment pins
75	RST	B (CMOS/H)	External reset request input pin
76	P77	J	Open-drain I/O port This is available when enabled by the LCR2.
	SEG31		LCDC segment pin

■ I/O CIRCUIT TYPE







■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to the input and output pins other than medium- and high voltage pins or if higher than the voltage is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

3. External Reset Input


To reset the internal circuit by the Low-level input to the \overline{RST} pin, the Low-level input to the \overline{RST} pin must be maintained for at least five machine cycles. Pay attention to it if the chip uses external clock input.

4. Vcc and Vss Pins

Apply equal potential to the Vcc and Vss pins.

5. Precautions when Using an External Clock

When an external clock is used, drive X0 pin.



6. Sequence for Applying A/D Converter Power Supply and Analog Inputs

Be sure to turn on the digital power supply (Vcc) before applying the A/D converter power supply (AVcc, AVRH, and AVRL) and the analog inputs (AN0 to AN15).

In addition, when the power is turned off, turn off the A/D converter power supply (AVcc, AVRH, and AVRL) and the analog inputs (AN0 to AN15) first, and then turn off the digital power supply (AVcc).


Whether applying or cutting off the power, be certain that AVRH does not exceed AVcc.

7. Program Mode

In the MB90P623, all of the bits (48 K \times 8 bits) are set to "1" when the IC is shipped from Fujitsu and after erasure. To input data, program the IC by selectively setting the desired bits to "0". Bits cannot be set to "1" electrically.

8. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM width microcontroller program.



9. Programming Yield

All bit cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING TO THE EPROM ON THE MB90P623A

In EPROM mode, the MB90P623 EPROM functions equivalent to the MBM27C1000. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.

1. EPROM Mode Pin Assignments

• MBM27C1000 compatible pins

MBM2	7C1000	MB90P623A		
Pin no.	Pin no. Pin name		Pin name	
1	Vpp	49	MD2 (VPP)	
2	OE*	10	P32	
3	A15	98	P17	
4	A12	95	P14	
5	A07	6	P27	
6	A06	5	P26	
7	A05	4	P25	
8	A04	3	P24	
9	A03	2	P23	
10	A02	1	P22	
11	A01	100	P21	
12	A00	99	P20	
13	D00	83	P00	
14	D01	84	P01	
15	D02	85	P02	
16	GND*	—		

MBM2	7C1000	MB90	P623A
Pin no.	Pin name	Pin no.	Pin name
32	Vcc	—	_
31	PGM	11	P33
30	N.C.	—	—
29	A14	97	P16
28	A13	96	P15
27	A08	91	P10
26	A09	92	P11
25	A11	94	P13
24	A16	7	P30
23	A10	93	P12
22	CE	8	P31
21	A07	90	P07
20	D06	89	P06
19	D05	88	P05
18	D04	87	P04
17	D03	86	P03

* : Connect a capacitance of 20 pF across OE (pin no.2) and GND (pin no.16) pins of the MBM27C1000.

• Power supply, GND connection pins

Classification	Pin no.	Pin name
Power supply	21 82	Vcc Vcc
GND	9 34 35 40 75 79 12 13 14	Vss AVRL AVss <u>Vss</u> RST Vss P34 P35 P36

Non-MBM27C1000 compatible pins

Pin no.	Pin name	Treatment	
47 48 80 78	MD0 MD1 X0 X0A	Connect a pull-up resistor of 4.7 kΩ	
81 77 28 to 31 41 to 46 50 to 59	X1 X1A COM0 to COM3 SEG00 to SEG05 SEG06 to SEG15	- OPEN	
15 16 to 20 22 23 24 to 27 32 33 36 to 39 60 to 74 76	P37 P40 to P44 P45 P46 V0 to V3 AVcc AVRH P50 to P53 P60 to p76 P77	Connect a pull-up – resistor of about 1 MΩ to each pin.	

2. EPROM Programmer Socket Adapter


Part no.	Package	Compatible socket adapter Sun Hayato Co., Ltd.
MB90P623APFV	SQFP-100	ROM-100SQF-32DP-16L

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

3. Programming Procedure


- (1) Set the EPROM programmer to the MBM27C1000.
- (2) Load the program data into the EPROM programmer at 14000_H to 1FFFF_H.

The ROM addresses from FF4000 μ to FFFFF μ in operating mode of MB90P623A series correspond to 14000 μ to 1FFFF μ in EPROM mode.




- (3) Insert the MB90P623A in the socket adapter, and mount the socket adapter on the EPROM programmer. Pay attention to the orientation of the device and of the socket adapter when doing so.
- (4) Activate the programming.
- (5) If programming cannot be performed successfully, connect a 0.1 μF or similar capacitor between V_{CC} and GND and between V_{PP} and GND.
- Note: Because the mask ROM products (MB90623A) do not have an EPROM mode, they cannot read data from the EPROM programmer.

BLOCK DIAGRAM



MEMORY MAP



Note: While the ROM data image of bank FF can be seen in the upper portion of bank 00, this is done only to permit effective use of the C compiler's small model. Because the lower 16 bits of bank FF address and the lower 16 bits of bank 00 are the same, it is possible to reference tables in ROM without declaring the "far" specification in the pointer.

■ I/O MAP

Address	Register	Register name	Access	Resource name	Initial value
00000н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX
000001н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
000002н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX
00003н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX
000004н	Port 4 data register	PDR4	R/W	Port 4	-XXXXXXX
000005н	Port 5 data register	PDR5	R/W	Port 5	XXXX
000006н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX
000007н	Port 7 data register	PDR7	R/W	Port 7	-XXXXXXX
000008н to 0Fн		Vacanc	У*		
000010н	Port 0 direction register	DDR0	R/W	Port 0	00000000
000011н	Port 1 direction register	DDR1	R/W	Port 1	00000000
000012н	Port 2 direction register	DDR2	R/W	Port 2	00000000
000013н	Port 3 direction register	DDR3	R/W	Port 3	00000000
000014н	Port 4 direction register	DDR4	R/W	Port 4	-0000000
000015н	Port 5 direction register	DDR5	R/W	Port 5	0000
000016н	Port 6 direction register	DDR6	R/W	Port 6	00000000
000017н	Port 7 direction register	DDR7	R/W	Port 7	00000000
000018н to 19н		Vacanc	У*		
00001Ан	Port 0 pull-up resistor setting register	RDR0	R/W	Port 0	00000000
00001Bн	Port 1 pull-up resistor setting register	RDR1	R/W	Port 1	00000000
00001Сн	Port 2 pull-up resistor setting register	RDR2	R/W	Port 2	00000000
00001DH	Analog input enable register	ADER	R/W	A/D	1111
00001EH	Clock output enable register	СКОТ	R/W	Clock output (CKOT)	0000
00001Fн		Vacanc	у*		
000020н	Serial mode register	SMR	R/W		000000000
000021н	Serial control register	SCR	R/W		00000100
000022н	Serial input register/ Serial output register	SIDR/ SODR	R/W	UART	*****
000023н	Serial status register	SSR	R/W		000100
000024н	Serial mode control status register	SMCS	R/W		00000
000025н		31000	FN/ V V	Extended serial I/O interface	00000010
000026н	Serial data register	SDR	R/W		XXXXXXXX

Address	Register	Register name	Access	Resource name	Initial value		
000027н	Communication prescaler control register	CDCR	R/W	UART, I/O, serial	0 1 1 1 1		
000028н	DTP/Interrupt enable register	ENIR	R/W		00000000		
000029н	DTP/Interrupt source register	EIRR	R/W	DTP/external	00000000		
00002Ан	Request level setting register	ELVR	R/W	interrupt	00000000		
00002Вн	Request level setting register	ELVK	r/ v v		00000000		
00002Сн	A/D control status register	ADCS0	R/W		00000000		
00002Dн		ADCS1	r./ v v	8/10-bit	00000000		
00002Ен	A/D data register	ADCR0	R/W	A/D converter	XXXXXXXX		
00002Fн	A/D data register	ADCR1	r/ vv		0 0 0 0 0 0 X X		
000030н	PPC0 evole setting register	PCSR0	W		XXXXXXXX		
000031н	PPG0 cycle setting register	FCSRU	vv	16-bit PPG timer 0	XXXXXXXX		
000032н	PPC0 duty factor acting register	PDUT0	W		XXXXXXXX		
000033н	PPG0 duty factor setting register	PD010	vv		XXXXXXXX		
000034н	PPC0 control status register	PCNL0	R/W		00000000		
000035н	PPG0 control status register	PCNH0	r/ vv		000000-		
000036н to 37н		Vacanc	у*				
000038н	DDC1 evels setting register	DCCD4	14/		xxxxxxxx		
000039н	PPG1 cycle setting register	PCSR1	W		XXXXXXXX		
00003Ан	DDC1 duty factor acting register		W	16-bit	XXXXXXXX		
00003Вн	PPG1 duty factor setting register	PDUT1	vv	PPG timer 1	XXXXXXXX		
00003Сн	DDC1 control status register	PCNL1			00000000		
00003Dн	PPG1 control status register	PCNH1	R/W		000000-		
00003Eн, 3Fн		Vacancy*					
000040н	-	T100000	DAA		00000000		
000041н	Timer control status register	TMCSR0	R/W		0000		
000042н	10 hit timer register	TMDO		16-bit	XXXXXXXX		
000043н	16-bit timer register	TMR0	R/W	reload timer 0	XXXXXXXX		
000044н			R/W		xxxxxxx		
000045н	16-bit reload register	TMRLR0			xxxxxxx		

Address	Register	Register name	Access	Resource name	Initial value
000046н	Timer control status register 1	TMCSR1	R/W		00000000
000047н		TWOORT	1.7, 4.4		0000
000048н	16-bit timer register 1	TMR1	R/W	16-bit	XXXXXXXX
000049н			1.7, 4.4	reload timer 1	XXXXXXXX
00004Ан	16-bit reload register 1	TMRLR1	R/W		XXXXXXXX
00004Вн	To-bit reload register 1		1.7, 7.7		XXXXXXXX
00004Cн to 4Fн		Vacanc	У*		
000050н	Timer control status register 2	TMCCDO	R/W		00000000
000051н	Timer control status register 2	TMCSR2	R/ W		0000
000052н	16 bit timer register 2	TMR2	R/W	16-bit	XXXXXXXX
000053н	16-bit timer register 2	TIVIKZ	r/ vv	reload timer 2	XXXXXXXX
000054н	16 bit relead register 2		R/W	-	XXXXXXXX
000055н	16-bit reload register 2	TMRLR2	r///		XXXXXXXX
000056н	Timer data register 0	TCDT0	R		00000000
000057н				16-bit free-run timer 0	00000000
000058н	Timer control status register 0	TCS0	R/W		00000000
000059н	Compare control status register 0	CCS0	R/W		000000
00005Ан	Timer 0 compare register 0	TCR00	R/W		XXXXXXXX
00005Вн	Timer o compare register o	ICKUU	N/ VV	Compare register block	XXXXXXXX
00005Сн	Timer 0 compare register 1	TCR01	R/W		XXXXXXXX
00005Dн		TOROT	1.7, 4.4		XXXXXXXX
00005Eн, 5Fн		Vacanc	У*		
000060н	Timon data nanistan 4	TODTA	P		00000000
000061н	Timer data register 1	TCDT1	R	16-bit free-run timer 1	00000000
000062н	Timer control status register 1	TCS1	R/W		00000000
000063н	Compare control status register 1	CCS1	R/W		000000
000064н		TOD40			XXXXXXXX
000065н	Timer 1 compare register 0	TCR10	R/W	Compare register block	XXXXXXXX
000066н	Timer 1 compare register 1	TOD44	R/W		XXXXXXXX
000067н	Timer 1 compare register 1	TCR11	r///		XXXXXXXX

Address	Register	Register name	Access	Resource name	Initial value					
000068н to 6Fн		Vacanc	У*							
000070н	LCD display data RAM	VRAM	R/W		XXXXXXXX					
to 7Fн		VRAIVI	r/ v v	LCD controller/	XXXXXXXX					
000080н	LCDC control register 0	LCR0	D/M	driver	00010000					
000081н	LCDC control register 1	DC control register 1 LCR1 R/W								
000082н to 8Fн		Vacanc	У*							
000090н to 9Eн	S	system reserv	ed area*							
00009Fн	Delayed interrupt source generation/ release register	DIRR	R/W	Delayed interrupt generation module	0					
0000A0н	Low-power consumption mode control register	LPMCR	R/W	Low-power consumption	00011000					
0000А1н	Clock selection register	CKSCR	R/W	consumption	1111100					
0000A2н to A7н		Vacanc	У*							
0000А8н	Watchdog timer control register	WDTC	R/W	Watchdog timer	XXXXXXXX					
0000А9н	Timebase timer control register	TBTC	R/W	Timebase timer	1 0 0 0 0 0					
0000ААн	Watch timer control register	WTC	R/W	Watch timer	1 X - 0 0 0 0 0					
0000ABн to AFн		Vacanc	У*							
0000В0н	Interrupt control register 00	ICR00	R/W		00000111					
0000B1н	Interrupt control register 01	ICR01	R/W		00000111					
0000В2н	Interrupt control register 02	ICR02	R/W		00000111					
0000ВЗн	Interrupt control register 03	ICR03	R/W		00000111					
0000B4н	Interrupt control register 04	ICR04	R/W		00000111					
0000B5н	Interrupt control register 05	ICR05	R/W		00000111					
0000В6н	Interrupt control register 06	ICR06	R/W	Interrupt	00000111					
0000 B7 н	Interrupt control register 07	ICR07	R/W	controller	00000111					
0000B8н	Interrupt control register 08	ICR08	R/W		00000111					
0000В9н	Interrupt control register 09	ICR09	R/W		00000111					
0000ВАн	Interrupt control register 10	ICR10	R/W		00000111					
0000BBн	Interrupt control register 11	ICR11	R/W		00000111					
0000BCH	Interrupt control register 12	ICR12	R/W		00000111					
0000BDH	Interrupt control register 13	ICR13	R/W		00000111					

(Continued)

Address	Register	Register name	Access	Resource name	Initial value
0000BEH	Interrupt control register 14	ICR14	R/W	Interrupt	00000111
0000BFн	Interrupt control register 15	ICR15	R/W	controller	00000111
0000C0н to FFн		Vacanc	у*		

* : Access prohibited.

Explanation of initial values

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- X: The initial value of this bit is undefined.
- -: This bit is not used. No initial value is defined.

■ INTERRUPT SOURCES AND THEIR INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

Interrupt source	l ² OS	In	terrupt	vector	Interrupt contro register		
•	support	Ν	0.	Address	ICR	Address	
Reset	×	#08	08н	FFFFDC H	_	_	
INT9 instruction	×	#09	09н	FFFFD8H		—	
Exception	×	#10	0Ан	FFFFD4H		—	
External interrupt #0	0	#11	0Вн	FFFFD0H	ICR00	0000В0н	
External interrupt #1	0	#12	0Сн	FFFFCC H			
External interrupt #2	0	#13	0Dн	FFFFC8H	0000004		
External interrupt #3	0	#14	0Ен	FFFFC4 _H	ICR01	0000B1н	
External interrupt #4	0	#15	0 F н	FFFFC0H		0000B2н	
External interrupt #5	0	#16	10н	FFFFBC H	ICR02		
External interrupt #6	0	#17	11н	FFFFB8H	10000	0000000	
External interrupt #7	0	#18	12н	FFFFB4H	ICR03	0000ВЗн	
Extended serial I/O interface	0	#19	13н	FFFFB0H	ICR04	0000В4н	
Free-run timer 0 overflow	0	#21	15 н	FFFFA8H	ICR05	0000В5н	
Free-run timer 1 overflow	0	#22	16 н	FFFFA4H	ICRUD		
Free-run timer 0 and compare register 0 matched	0	#23	17 н	FFFFA0H	ICR06	0000В6н	
Free-run timer 0 and compare register 1 matched	0	#24	18 н	FFFF9CH	ICRU0		
Free-run timer 1 and compare register 0 matched	0	#25	19 н	FFFF98H	ICR07	0000 B7 н	
Free-run timer 1 and compare register 1 matched	0	#26	1Ан	FFFF94 _H		0000071	
PPG timer #0	0	#27	1Вн	FFFF90H		0000000	
PPG timer #1	0	#28	1Сн	FFFF8CH	ICR08	0000B8н	
16-bit reload timer #0	0	#29	1Dн	FFFF88H		0000000	
16-bit reload timer #1	0	#30	1Ен	FFFF84H	ICR09	0000В9н	
16-bit reload timer #2	0	#31	1 F н	FFFF80H	ICR10	0000ВАн	
A/D converter measurement complete	0	#33	21н	FFFF78⊦	ICR11	0000ВВн	
Watch prescaler	×	#35	23н	FFFF70H		0000000	
Timebase timer interval interrupt	×	#36	24н	FFFF6CH	ICR12	0000BCн	
UART 0 transmission complete	0	#37	25н	FFFF68H	ICR13	0000BDн	
UART 1 reception complete	0	#39	27н	FFFF60H	ICR14	0000ВЕн	
Delayed interrupt generation module	×	#42	2Ан	FFFF54н	ICR15	0000BFн	

 \odot : The request flag is cleared by the I²OS interrupt clear signal (without stop requests).

 \odot : The request flag is cleared by the I²OS interrupt clear signal (with stop requests).

 \times : The request flag is not cleared by the I²OS interrupt clear signal.

Note: Do not set I²OS startup in an ICR_{xx} that does not support I²OS.

■ PERIPHERALS

1. Parallel Ports


The MB90620A series has 59 input/output pins. In the twenty four input/output ports mapped on port 0 to 2, pull-up resistors are selectively added during input state operations depending on the settings in the resistor setting register. P45, P46, port 6 and port 7 are open-drain ports.


Port 6 and port 7 are combined with the LCD segment pin function.

(1) Register configuration

Port data register Address: PDR1 000001н PDR3 000003н	bit	15 	14	13	12	11	10	9	8	-
PDR5 000005н PDR7 000007н		PD×7	PD×6	PD×5	PD×4	PD×3	PD×2	PD×1	PD×0	- PDRx
Port data register	bit	7	6	5	4	3	2	1	0	
Address: PDR0 000000H PDR2 000002H PDR4 000004H PDR6 000006H	- 	PD×7	∠1 PD×6	∠1 PD×5	PD×4	,∕1 PD×3	َ PD×2	PD×1	PD×0	PDRx
Notes: Bit 7 of port 4 doe Bit 4 to bit 7 of po						t.				
Port direction register	bit	15	14	13	12	11	10	9	8	
Address: DDR1 000011H DDR3 000013H		<u></u>	/	/	/	/]	/	/		-
DDR5 000015H DDR7 000017H		DD×7	DD×6	DD×5	DD×4	DD×3	DD×2	DD×1	DD×0	- DDRx
Port direction register	bit	7	6	5	4	3	2	1	0	
Address: DDR0 000010н DDR2 000012н	-	<u>,</u>	/	/	/	/	/	/		
DDR4 000014H DDR6 000016H		DD×7	DD×6	DD×5	DD×4	DD×3	DD×2	DD×1	DD×0	DDRx
Notes: Bit 7 of port 4 doe Bit 4 to bit 7 of po						-				
Pull-up resistor setting registe	r bit	15	14	13	12	11	10	9	8	
Address: 00001BH	Dit									
		RD×7	RD×6	RD×5	RD×4	RD×3	RD×2	RD×1	RD×0	RDR1
Pull-up resistor setting registe	r bit	7	6	5	4	3	2	1	0	
Address: 00001Ан 00001Сн	-		/	<u>, </u>	,/]	<u>, </u>	<u>, </u>	<u>, ^]</u>		RDR0, RDR2
		RD×7	RD×6	RD×5	RD×4	RD×3	RD×2	RD×1	RD×0	
Analog input enable register	bit	15	14	13	12	11	10	9	8	
Address: 00001DH			_			ADE3	ADE2	ADE1	ADE0	ADER

(2) Block Diagram





2. UART

The UART is a serial I/O port for CLK asynchronous (start-stop synchronization) communications or for CLK synchronous communications. The features of this module are described below:

- Full-duplex double buffer
- CLK asynchronous (start-stop synchronization) communications and CLK synchronous communications capable
- Supports multiprocessor mode
- Built-in dedicated baud rate generator
- CLK asynchronous: 9615, 31250, 4808, 2404, 1202 bps CLK synchronous: 1 M, 500K, 250K, 125K, 62.5K bps


For a 6, 8, 10, 12, or 16 MHz clock.

- · Permits setting of any desired baud rate according to an external clock input
- Error detection function (parity errors, framing errors, and overrun errors)
- NRZ code as transfer signal
- Supports Intelligent I/O Service

(1) Register Configuration

4.1.1	bit	7	6	5	4	3	2	1	0	
Address: 000020н		MD1	MD0	CS2	CS1	CS0	Reserved	SCKE	SOE	Serial mode register (SMR)
		15	14	13	12	11	10	9	8	
Address: 000021н		PEN	Р	SBL	CL	A/D	REC	RXE	TXE	Serial control register (SCR)
Address: 000022н	bit	7	6	5	4	3	2	1	0	Serial input register
		D7	D6	D5	D4	D3	D2	D1	D0	Serial output register (SIDR/SODR)
Address: 000023н	bit	15	14	13	12	11	10	9	8	
Address. 000023H		PE	OPE	FRE	RDRF	TDRE	—	RIE	TIE	Serial status register (SSR)
Address: 000027н	bit	15	14	13	12	11	10	9	8	Communication prescaler
		MD	_	—	-	DIV3	DIV2	DIV1	DIV0	control register (CDCR)

(2) Block Diagram




3. Extended Serial I/O Interface

This block consists of an 8-bit serial I/O interface that can perform clock synchronous data transfer. Either LSBfirst or MSB-first data transfer can be selected. The serial I/O port to be used can also be selected. The following two serial I/O operation modes are available.


Internal shift clock mode: Data transfer is synchronization with the internal clock.

External shift clock mode: Data transfer is synchronization with the clock input from the external pin (SCK1). By manipulating the general-purpose port that shares the external pin (SCK1), this mode also enables the data transfer operation to be driven by CPU instructions.

(1) Register Configuration



(2) Block Diagram



4. A/D Converter

The A/D converter converts the analog input voltage into a digital value. The features of this module are as follows:

- Conversion time: Minimum of 7 µs per channel (12 MHz machine clock)
- · RC-type successive approximation conversion method with sample and hold circuit
- 8-bit/10-bit resolution
- · Analog input is selectable by software from among 4 channels
- A/D conversion mode selectable from the following three: One-shot conversion mode: Converts a specified channel once. Continuous conversion mode: Converts a specified channel repeatedly. Stop conversion mode: Pauses after converting one channel and wait until the next activation (permits synchronization of start of conversion).
- Conversion mode:
 Single-conversion mode: Conversion mode: Convers


Single-conversion mode: Converts one channel (when the start and stop channels are the same). Scan conversion mode: Converts several consecutive channels (when the start and stop channels are different).

- When A/D conversion is completed, an "A/D conversion complete" interrupt request can be issued to the CPU. Because generating this interrupt can be used to activate the I²OS and transfer the A/D conversion results to memory, this function is suitable for continuous processing.
- Activation sources can be selected from among software, an external trigger (falling edge), and timer (rising edge).

	bit	15	14	13	12	11	10	9	8	
Address: 00002DH		BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	
Address: 00002Cн	bit	7	6	5	4	3	2	1	0	A/D converter control
Address: 00002CH		MD1	MD0	Reserved	ANS1	ANS0	Reserved	ANE1	ANE0	status register (ADCS1, ADCS0)
Address: 00002Fн	bit	15	14	13	12	11	10	9	8	
Address. 00002FH		0	0	0	0	0	0	D9	D8	
Address: 00002E⊬	bit	7	6	5	4	3	2	1	0	A/D converter data register
		D7	D6	D5	D4	D3	D2	D1	D0	(ADCR1, ADCR0)

(1) Register Configuration


(2) Block Diagram




5. 16-bit Timer (with Event Count Function)

The 16-bit timer consists of a 16-bit down counter, a 16-bit reload register, one input and output pin (TINx,TOTx), and a control register. Three internal clocks and an external clock can be selected for the input clock. When in reload mode, a toggled output waveform is output, while in one-shot mode a square wave indicating that the count is in progress is output pin (TOTx). The input pin (TINx) serves as an event input in event count mode, and can be used for trigger input or gate input in internal clock mode.

(1) Register Configuration



(2) Block Diagram



6. 16-bit Free-run Timer


The 16-bit free-run timer consists of a 16-bit up counter, a control status register, and a compare register.

- Count clock is selectable from 4 types.
- A counter over flow interrupt can be generated.
- An interrupt can be generated on matching with the compare register value.
- Initialization of the counter on matching with compare register 0 value is enabled depending on the mode settings.

(1) Register Configuration

	bit	15	14	13	12	11	10	9	8	
Address: 000056н : 000060н		T15	T14	T13	T12	T11	T10	T09	T08	
	bit	7	6	5	4	3	2	1	0	
		T07	T06	T05	T04	T03	T02	T01	T00	Timer data register 0, 1 (TCDT0, TCDT1)
	bit	15	14	13	12	11	10	9	8	Compare control status
Address: 000059н : 000063н		ICP1	ICP0	ICE1	ICE0	—	—	CST1	CST0	0, 1 register (CCS0, CCS1)
	bit	7	6	5	4	3	2	1	0	Timer control status 0, 1
Address: 000058н : 000062н		Reserved	IVF	IVFE	STOP	MODE	CLR	CLK1	CLK0	register (TCS0, TCS1)
	bit	15	14	13	12	11	10	9	8	()
Address: 00005Ан : 00005Сн		C15	C14	C13	C12	C11	C10	C09	C08	
: 000064н : 000066н	bit	7	6	5	4	3	2	1	0	Timer 0, 1 compare register
		C07	C06	C05	C04	C03	C02	C01	C00	(TCR00, TCR01/ TCR10, TCR11)

(2) Block Diagram



7. 16-bit PPG Timer

This module can output a pulse synchronized with an external trigger or a software trigger. In addition, the cycle and duty ratio of the output pulse can be changed as desired by overwriting the two 16-bit register values.


PWM function: Synchronizes pulse with trigger, and permits programming of the pulse output by overwriting the register values mentioned above.

This function permits use as a D/A converter with the addition of external circuits. One-shot function: Detects the edge of trigger input, and permits single-pulse output.

(1) Register Configuration

	bit	15	14	13	12	11	10	9	8	
Address: 00035н : 0003Dн	[CNTE	STGR	MDSE	RTRG	CKS1	CKS0	PGMS	—	PPG0, 1 control status register (PCNH0, PCNH1)
	bit	7	6	5	4	3	2	1	0	
Address: 00034н : 0003Сн	[EGS1	EGS0	IREN	IRQF	IRS1	IRS0	POEN	OSEL	PPG0, 1 control status register (PCNL0, PCNL1)
	bit	15	14	13	12	11	10	9	8	
Address: 00031н : 00039н	[[
	bit	7	6	5	4	3	2	1	0	
Address: 00030н : 00038н										PPG0, 1 cycle setting register (PCSR0, PCSR1)
	bit	15	14	13	12	11	10	9	8	
Address: 00033н : 0003Вн										
	bit	7	6	5	4	3	2	1	0	
Address: 00032н : 0003Ан										PPG0, 1 duty setting register (PDUT0, PDUT1)

(2) Block Diagram



8. LCD Controller/driver

The LCD controller driver consists of the display controller for generating the segment signal and common signal according to data set in the display data memory, the segment driver and the common driver capable of directly driving the LCD panel (Liquid Crystal Display).


Primary functions are as follows;

- LCD direct drive function
- Common output 4 channels (COM0 to COM3), segment output 32 channels (SEG0 to SEG31)
- Built-in 16 bytes of data memory for display
- Duty ratio selective from 1/2, 1/3 and 1/4
- Driving clock source selective from the main clock (4 MHz) and the sub clock (32 kHz)
- SEG 16 to SEG 31 can be used as open-drain ports.

(1) Register Configuration

LCD control register	bit 1	5	8	7	0	
Address: 000080н : 000081н		LC	CR1	LC	CR0	LCR0/LCR1
LCD display RAM						
Address: 000080H		b3	b2	b1	b0	SEG00
Address. 000000H		b7	b6	b5	b4	SEG01
Address: 000080н		b3	b2	b1	b0	SEG02
Address. 000000H		b7	b6	b5	b4	SEG03
		b3	b2	b1	b0	SEG04
Address: 000080 _H		b7	b6	b5	b4	SEG05
:						
		b3	b2	b1	b0	SEG16
Address: 000080H		b3 b7	b2	b1 b5	b0 b4	
		b7 b3	b6 b2	b5 b1	b4 b0	SEG17 SEG18
Address: 000080н		b3 b7	b2	b1 b5	b0 b4	SEG18 SEG19
		57	00	05	04	SEG19
:		:	:	:	:	
		b3	b2	b1	b0	SEG28
Address: 000080 _H		b7	b6	b5	b4	SEG29
Addresse: 000080		b3	b2	b1	b0	SEG30
Address: 000080н		b7	b6	b5	b4	SEG31
		COM3	COM2	COM1	COM0	


(2) Block Diagram



9. DTP/External Interrupt


The DTP (Data Transfer Peripheral) is a peripheral, positioned between peripherals external to the device and the F²MC-16L CPU, that accepts DMA requests or interrupt requests generated by external peripherals and transfers them to the F²MC-16L CPU to activate the Intelligent I/O Service or interrupt processing.

In the case of the Intelligent I/O Service, there are two request levels that can be selected: high and low; in the case of an external interrupt request, there are a total of four request levels that can be selected: high, low, rising edge and falling edge.



(1) Register Configuration

(2) Block Diagram




10. Watchdog Timer, Timebase Timer, and Watch Timer Functions

The watchdog timer consists of a 2-bit watchdog counter that uses the carry signal from the 18-bit timebase timer or the 15-bit watch timer as a clock source, a control register, and a watchdog reset controller.


The timebase timer consists of an 18-bit timer and a circuit that controls interval interrupts. Note that the timebase timer uses the main clock, regardless of the setting of the MCS bit and SCS bit in CKSCR.

The watch timer consists of a 15-bit timer and a circuit that controls interval interrupts. Note that the watch timer uses the sub clock, regardless of the setting of the MCS bit and SCS bit in CKSCR.



(1) Register Configuration

(2) Block Diagram




11. Delayed Interrupt Generation Module

The delayed interrupt generation module generates task switching interrupts. This module can be used to generate/cancel interrupt requests to the F²MC-16L CPU by software.

(1) Register Configuration

	bit	15	14	13	12	11	10	9	8	
										 Delayed interrupt source
Address: 00009FH			—						R0	generation/release register
										 (DIRR)

(2) Block Diagram



12. Low-power Consumption Controller (CPU Intermittent Operation Function, Oscillation Stabilization Delay Time, Clock Multiplier Function)

The following are the operating modes: PLL clock mode, PLL sleep mode, PLL watch mode, Pseudo-watch mode, main clock mode, main sleep mode, main watch mode, main stop mode, sub clock mode, sub sleep mode, sub watch mode, sub stop mode, and hardware standby mode. Aside from the PLL clock mode, all of the other operating modes are low-power consumption modes.

In main clock mode and main sleep mode, the main clock (main OSC oscillation clock) and the sub clock (sub OSC oscillation clock) operate. In these modes, the main clock divided by 2 is used as the operation clock, the sub clock (sub OSC oscillation clock) is used as the timer clock, and the PLL clock (VCO oscillation clock) is stopped.

In sub clock mode and sub sleep mode, only the sub clock operates. In these modes, the sub clock is used as the operation clock, and the main clock and PLL clock are stopped.

In PLL sleep mode and main sleep mode, only the CPU's operation clock is stopped; all clocks other than the CPU clock operate.

In Pseudo-watch mode, only the watch timer and timebase timer operate.

In PLL watch mode, main watch mode, and sub watch mode, only the watch timer operates. In this mode, only the sub clock is used for operation, while the main clock and the PLL clock are stopped (the difference between the PLL watch mode, the main watch mode and the sub watch mode is that it resumes operation after an interrupt in the PLL clock mode, the main clock modes and the sub clock mode respectively, and there is no difference in the watch mode).

The main stop mode, sub stop mode, and hardware standby mode stop oscillation, making it possible to retain data while consuming the least amount of power. (The difference between the main stop mode and the sub stop mode is that it resumes operation in the main clock mode and the sub clock mode respectively, and there is no difference in the stop mode.)

The CPU intermittent operation function intermittently runs the clock supplied to the CPU when accessing registers, on-chip memory, on-chip resources, and the external bus. Processing is possible with lower power consumption by reducing the execution speed of the CPU while supplying a hig-speed clock and using on-chip resources.


The PLL clock multiplier can be selected as either 2, 4, 6, or 8 by setting the CS1 and CS0 bits. These clocks are divided by 2 to be used as a machine clock.

The WS1 and WS0 bits can be used to set the main clock oscillation stabilization delay time for when stop mode and hardware standby mode are woken up.

(1) Register Configuration

	bit	7	6	5	4	3	2	1	0	Low-power consumption
Address: 0000A0H		STP	SLP	SPL	RST	TMD	CG1	CG0	SSR	mode control register
										(LPMCR)
	bit	15	14	13	12	11	10	9	8	
Address: 0000A1H		SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0	Clock selection register (CKSCR)

(2) Block Diagram



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Deremeter	Symbol	Va	lue	l Init	Domorko
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss – 0.3	Vss + 7.0	V	
Power supply voltage	AVcc*1	Vss – 0.3	Vss + 7.0	V	
rower supply voltage	AVRH ^{*1} AVRL	Vss – 0.3	Vss + 7.0	V	
Input voltage*2	VI	Vss – 0.3	Vcc + 0.3	V	
Output voltage*2	Vo	Vss – 0.3	Vcc + 0.3	V	
"L" level output current	Iol		15	mA	
"L" level total output current	ΣΙΟΙ		50	mA	
"H" level output current	Іон		-4	mA	
"H" level total output current	ΣІон	—	-48	mA	
Power consumption	Pd	—	+400	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Тѕтс	-55	+150	°C	

*1: AVcc, AVRH and AVRL must not exceed Vcc. In addition, AVRL must not exceed AVRH.

*2: V₁ or V₀ must not exceed V_{cc} + 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.	Onit	Remarks
Power supply veltage	Vcc	4.0	5.5	V	Normal operation
Power supply voltage	VCC	2.7	5.5	V	Maintaining the stop status
"H" lovel input veltage	Vін	0.7 Vcc	Vss + 0.3	V	Except VIHS
"H" level input voltage	Vihs	0.8 Vcc	Vss + 0.3	V	Hysteresis inputs
"I " lovel input veltage	VIL	Vss – 0.3	0.8	V	Except VILS
"L" level input voltage	VILS	Vss – 0.3	0.2 Vcc	V	Hysteresis inputs
Operating temperature	TA	-40	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

	rameter Symbol Pin Condit			(100	Value	• •, •••		$T_A = -40 \text{ C to } +65 \text{ C}$
Parameter	Symbol		Condition				Unit	Remarks
	-	name		Min.	Тур.	Max.		
"H" level output voltage	Vон		Vcc = 4.5 V Іон = -4.0 mA	Vcc - 0.5	_	_	V	
"L" level output voltage	Vol	_	Vcc = 4.5 V Іон = -4.0 mA	_	—	0.4	V	
Input leakage current	lı.		Vcc = 5.5 V <vss <vcc<="" <vı="" td=""><td>-10</td><td>—</td><td>10</td><td>μA</td><td></td></vss>	-10	—	10	μA	
Pull-up resistor	R			22		110	kΩ	
	Icc			—	40	80	mA	In 12 MHz operation
	Icc				30	60	mA	In 8 MHz operation
	Icc	-		_	15	40	mA	In 4 MHz operation
Power supply	Iccs			_	10	40	mA	In 12 MHz sleep
current	lcc∟	Vcc	_	_	6	10	mA	In 32 KHz sub operation
	Ісст			_	50	200	μA	In 32 KHz watch mode
	Іссн	-			1	10	μA	In stop mode
LCD voltage division resistor	RLCD		Between Vcc and V0, Vcc = 5.0 V	300	500	750	kΩ	
COM0 to COM3 output impedance	Rvсом		V1 – V3 = 5.0 V	_	—	2.5	kΩ	
SEG 0 to SEG31 output impedance	Rvseg		V1 – V3 = 5.0 V	_		15	kΩ	
LCD leakage current	ILCDL		_	-10	_	10	μA	
Input capacitance	CIN	Except Vcc, Vss	_	_	10		pF	
Open-drain output leakage current	lleak	Open- drain pin	_	—	0.1	10	μA	

(Vcc = 4.0 V to +5.5 V, Vss = 0.0 V, $T_A = -40^{\circ}C$ to +85°C)


4. AC Characteristics

(1) Clock Timing


• When Vcc = 4.0 V to 5.5 V


			(Vcc = 4.0 V to -	+5.5 V, V	ss = 0.0 \	√, T _A = ·	–40°C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII Haille	Condition	Min.	Max.	Unit	Remarks
Source oscillation frequency	Fc	X0, X1	_	3	24	MHz	
Source oscillation cycle time	tc	X0, X1	_	41.66	333	ns	
Frequency fluctuation ratio*1 (when locked)	Δf	—	_	_	3	%	
Input clock pulse width	Pwh, Pwl	X0	_	12	_	ns	Use duty ratio of 30 to 70% as a guide
Input clock rising/falling time	tcr, tcf	X0	_	_	5	ns	
Internal operating clock frequency	fср	_	_	32 K*2	12 M	Hz	
Internal operating clock cycle time	tcp		_	83.5	31250	ns	


*1: The frequency fluctuation ratio indicates the maximum fluctuation ratio from the set center frequency while locked with multiply.



*2: 32 KHz operation means sub operation.








(2) Reset Input Timing

 $(V_{CC} = 4.0 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$


Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
Farameter	Symbol	name	Condition	Min.	Max.	Onic	Remarks	
Reset input time	t rstl	RST	_	4 tc	_	ns		



(3) Power-on Reset

 $(V_{CC} = 4.0 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition		lue	Unit	Remarks
Farameter	Symbol		Condition	Min.	Max.	Unit	Remarks
Power supply rising time	tR	Vcc	_	_	30	ms	
Power supply cut-off time	toff	Vcc	_	1	_	ms	



(4) UART Timing


			$(vcc = 4.0 \ v co + 5.5)$	•,•••	0.0 1,		0 0 10 100 0)
Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	name	Condition	Min.	Max.	Unit	Remarks
Serial clock cycle time	tscyc		For internal shift	8 t cp	_	ns	
$SCK0 \downarrow \to SOT0$ delay time	tslov		clock mode output	-80	80	ns	
Valid SIN0 \rightarrow SCK0 \uparrow	tıvsн		pin, C∟ = 80 pF+1 TTL	100	_	ns	
SCK0 $\uparrow \rightarrow$ Valid SIN0 hold time	t shix		CL = 00 pr+1 TL	60	_	ns	
Serial clock "H" pulse width	t shsl			4 t _{CP}	_	ns	
Serial clock "L" pulse width	t slsh		For external shift	4 t _{CP}	_	ns	
$SCK0 \downarrow \rightarrow SOT0$ delay time	t slov		clock mode output		150	ns	
Valid SIN0 \rightarrow SCK0 \uparrow	t ivsh	_	C∟ = 80 pF+1 TTL	60	_	ns	
SCK0 $\uparrow \rightarrow$ Valid SIN0 hold time	tsнix			60		ns	

 $(V_{CC} = 4.0 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Notes: • These are the AC characteristics for CLK synchronous mode.

• C_L is the load capacitance added to pins during testing.

tcP is the internal operating clock cycle time (unit: ns).
The values in the table are target values.




(5) Extended Serial I/O Timing

	1		(,		- /		
Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks	
Farameter	Symbol	name	Condition	Min.	Max.	Unit	Relliar K5	
Serial clock cycle time	tscyc	_	—	8 txmcyl		ns	For internal shift	
SCK1 $\downarrow \rightarrow$ SOT1 delay time	tslov		Vcc = 5.0 V ±10%	_	80	ns	clock mode	
Valid SIN1 \rightarrow SCK1 \uparrow	t ivsh		_	1 txmcyl		ns	output pin, C∟ = 80 pF+1 TTL	
SCK1 $\uparrow \rightarrow$ Valid SIN1 hold time	tsнıx	_	—	1 txмcyL		ns	CL = 00 pr + 1 11L	
Serial clock "H" pulse width	t s∺s∟		Vcc = 5.0 V ±10%	230		ns	_	
Serial clock "L" pulse width	t slsh		Vcc = 5.0 V ±10%	230		ns	For external shift clock mode	
SCK1 $\downarrow \rightarrow$ SOT1 delay time	tslov	_	—	2 txmcyl		ns	output pin,	
Valid SIN1 \rightarrow SCK1 \uparrow	t ivsh	—	—	1 txmcyl	_	ns	C∟ = 80 pF Max. 2 MHz	
SCK1 $\uparrow \rightarrow$ Valid SIN1 hold time	tsнıx	—		1 txmcyl		ns		

(Vcc = 4.0 V to +5.5 V, Vss = 0.0 V, T_A = -40° C to +85°C)

Notes: \bullet CL is the load capacitance added to pins during testing.


• txmcyl is the internal operation clock cycle time (unit: ns).



(6) Timer Input Timing

(Vcc = 4.0 V to +5.5 V, Vss = 0.0 V, $T_A = -40^{\circ}C$ to +85°C)


Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks
Faranielei	Symbol		Condition	Min.	Max.	Onic	iteliidi k5
Input pulse width	tтıwн tтıw∟	TIO0 to TIO2	_	4 t _{CP}	_	ns	



(7) Trigger Input Timing

 $(V_{CC} = 4.0 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol		Condition	Min.	Max.	Onic	Relliars
Trigger input width	ttrwh trrwl	ADT TRG		4 t _{CP}		ns	A/D trigger



5. A/D Converter Electrical Characteristics


Deveneter	Sym-	Din nomo		Value		l lmit
Parameter	bol	Pin name	Min.	Тур.	Max.	Unit
Resolution	_	—		10	10	bit
Total error	_	—	—	—	±3.0	LSB
Linearity error			—	—	±1.5	LSB
Differential linearity error					±1.5	LSB
Zero transition voltage	Vот	AN0 to AN3	-1.5	+0.5	+2.5	LSB
Full-scale transition voltage	Vfst	AN0 to AN3	AVRH – 3.5	AVRL – 1.5	AVRH + 0.5	LSB
Conversion time			8.16			μs
Analog port input current	AIN	AN0 to AN3			10	μΑ
Analog input voltage	Vain	AN0 to AN3	AVRL		AVRH	V
Deference veltage		AVRH	AVRL		AVcc	V
Reference voltage		AVRL			AVRH	V
Dower oupply ourrent	A	AVcc		5		mA
Power supply current	Іан	AVcc			5*	μΑ
	IR	AVcc		200		μA
Reference voltage supply current	IRH	AVcc			5*	μA
Interchannel disparity		AN0 to AN3			4	LSB

(AVcc = Vcc = +2.7 V to 5.5 V, AVss = Vss = 0.0 V, +2.7 V \leq AVRH – AVRL, T_A = -40°C to +85°C)

* : Current when the A/D converter is not operating and the CPU is stopped (when Vcc = AVcc = AVRH = +5.5 V)

Notes: • The smaller | AVRH – AVRL |, the greater the error would become relatively.

- The output impedance of the external circuit for the analog input must satisfy the following conditions: The output impedance of the external circuit should be less than approximately 7 k Ω .
- If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 5 μs @ at a machine clock of 12 MHz).



6. A/D Converter Glossary

• Resolution

Analog changes that are identifiable with the A/D converter. If the resolution is 10 bits, the analog voltage can be resolved into $2^{10} = 1024$ steps.

• Total error


The deviation between the actual and logic value attributable to offset error, gain error, non-linearity error, and noise.

• Linearity error


The deviation between the actual conversion characteristic of the device and the line linking the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") and the full scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111").


Differential linearity error


The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value




■ EXAMPLE CHARACTERISTICS









■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

ltem	Meaning
Mnemonic	Upper-case letters and symbols:Represented as they appear in assembler.Lower-case letters:Replaced when described in assembler.Numbers after lower-case letters:Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n : When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z : Transfers "0". X : Extends with a sign before transferring. - : Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00 _H to AH. X : Transfers 00 _H or FF _H to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
Ν	S : Set by execution of instruction. R : Reset by execution of instruction.
Z	
V	
С	
RMW	 Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL:AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address

Table 2 Explanation of Symbols in Tables of Instructions

(Continued)

Symbol	Meaning
rel	Branch specification relative to PC
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3	Effective	Address	Fields
		/ (a a l 000	1 10140

Code		Notation)	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@R @R @R @R	W1 W2		Register indirect	0
0C 0D 0E 0F	@R @R	W0 + W1 + W2 + W3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@R @R @R @R @R	W0 + dis W1 + dis W2 + dis W3 + dis W4 + dis W5 + dis W6 + dis W7 + dis	р8 p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@R @R	W0 + dis W1 + dis W2 + dis W3 + dis	p16 p16	Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@R	W0 + RV W1 + RV C + disp′ r16	V7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

		(a)	Number of register
Code	Operand	Number of execution cycles for each type of addressing	accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Table 4 Number of Execution Cycles for Each Type of Addressing

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5	Correction Values for N	umber of Cycles Used to	Calculate Number of Actual Cy	cles
---------	-------------------------	-------------------------	-------------------------------	------

	(b) l	oyte	(c) v	vord	(d) l	ong
Operand	Number of cycles	Number of access	Number of cycles	Number of access	Number of cycles	Number of access
Internal register	+0	1	+0	1	+0	2
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4
External data bus (8 bits)	+1	1	+4	2	+8	4

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)		+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

N	Inemonic	#	~	R G	В	Operation	L H	A H	I	s	т	Ν	z	v	С	RM W
MOV MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 2+ 2 2 3 1	3 4 2 3+ (a) 3 2 3 10 1	0 0 1 1 0 0 0 0 2 0	(b) (b) 0 (b) (b) (b) 0 (b) 0	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow (((A)) byte (A) \leftarrow ((RLi)+disp8) byte (A) \leftarrow imm4	Z Z Z Z Z Z Z Z Z Z Z Z Z	* * * * * _ * *	- - - - - - -	- - - - - - -	- - - - - - -	* * * * *	* * * * * * * *	- - - - - - - -	- - - - - - -	- - - - - - - - - - - -
MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @A A, @RWi+disp8 A, @RLi+disp8	2 3 2 2 2 2 2 2 2 2 2 2 3	3 4 2 3+ (a) 3 2 3 5 10	0 0 1 0 0 0 0 1 2	(b) (b) 0 (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow (((A)) byte (A) \leftarrow ((RWi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	X X X X X X X X X X X X X X X X X X X	* * * * * _ *			- - - - -	* * * * * * *	* * * * * * * *	- - - - -	- - - - -	
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A eam, A io, A @RLi+disp8, A Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 dir, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8 ear, #imm8	2 3 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 2 	$\begin{array}{c} 3\\ 4\\ 2\\ 2\\ 3\\ 10\\ 3\\ 4+(a)\\ 4\\ 5+(a)\\ 2\\ 5\\ 5\\ 2\\ 4+(a)\\ 3\end{array}$	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 2 \\ 2 \\ 1 \\ 2 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \end{array}$	(b) (b) (b) (b) (b) (b) (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (io) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (ear) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (ior) \leftarrow imm8 byte (ear) \leftarrow imm8 byte ((A)) \leftarrow (AH)						* * * * * * * * * * * * - *	* * * * * * * * * * * * - *			
XCH XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	0 2×(b) 0 2×(b)	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	- - -	_ _ _

 Table 7
 Transfer Instructions (Byte) [41 Instructions]

Mnemonic	#	~	R G	В	Operation	L H	A H	I	s	т	Ν	Z	v	С	RM W
MOVW A, dir MOVW A, addr16 MOVW A, SP MOVW A, RWi MOVW A, ear MOVW A, eam MOVW A, io MOVW A, io MOVW A, @A MOVW A, @RMi+disp8 MOVW A, @RLi+disp8	2 3 1 2 2+ 2 2 3 2 3 2 3	3 4 1 2 2 3+ (a) 3 3 2 5 10	0 0 1 1 0 0 0 0 1 2	(C) (C) (C) (C) (C) (C) (C) (C) (C) (C)	$\begin{array}{l} \text{word } (A) \leftarrow (\text{dir}) \\ \text{word } (A) \leftarrow (\text{addr16}) \\ \text{word } (A) \leftarrow (SP) \\ \text{word } (A) \leftarrow (RWi) \\ \text{word } (A) \leftarrow (ear) \\ \text{word } (A) \leftarrow (eam) \\ \text{word } (A) \leftarrow (io) \\ \text{word } (A) \leftarrow (io) \\ \text{word } (A) \leftarrow (imm16 \\ \text{word } (A) \leftarrow ((RWi) + \text{disp8}) \\ \text{word } (A) \leftarrow ((RLi) + \text{disp8}) \end{array}$	- - - - - - - - -	* * * * * * * * *	- - - - - - - -			* * * * * * * *	* * * * * * * * *	- - - - - - -		
MOVW dir, A MOVW addr16, A MOVW SP, A MOVW RWi, A MOVW ear, A MOVW ear, A MOVW @RWi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi+disp8, A MOVW @RLi, ear MOVW ear, RWi MOVW ear, RWi MOVW ear, #imm16 MOVW ear, #imm16 MOVW ear, #imm16 MOVW AL, AH	2 3 1 1 2 2 2 3 2 2 + 2 2 + 3 4 4 + 2	$ \begin{array}{c} 3 \\ 4 \\ 1 \\ 2 \\ 3^+(a) \\ 3 \\ 4^+(a) \\ 4 \\ 5^+(a) \\ 2 \\ 4^+(a) \\ 3 \\ 3 \end{array} $	0 0 1 1 0 0 1 2 2 1 2 1 0 1 0 0 0 0	() () () () () () () () () () () () () (word (dir) \leftarrow (A) word (addr16) \leftarrow (A) word (SP) \leftarrow (A) word (RWi) \leftarrow (A) word (ear) \leftarrow (A) word (ear) \leftarrow (A) word (io) \leftarrow (A) word (IRLi) +disp8) \leftarrow (A) word (IRLi) +disp8) \leftarrow (A) word (IRLi) +disp8) \leftarrow (A) word (RWi) \leftarrow (ear) word (RWi) \leftarrow (ear) word (ear) \leftarrow (RWi) word (ear) \leftarrow (RWi) word (ear) \leftarrow imm16 word (ear) \leftarrow imm16						* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *			
/MOVW @A, T XCHW A, ear XCHW A, eam XCHW RWi, ear XCHW RWi, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	0 2× (c) 0 2× (c)	word (A) \leftrightarrow (ear) word (A) \leftrightarrow (ear) word (RWi) \leftrightarrow (ear) word (RWi) \leftrightarrow (ear)	_ _ _ _		- - -				 	_ _ _	- - -	_ _ _ _
MOVL A, ear MOVL A, eam MOVL A, #imm32	2 2+ 5	4 5+ (a) 3	2 0 0	0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (\text{ear}) \\ \text{long (A)} \leftarrow (\text{eam}) \\ \text{long (A)} \leftarrow \text{imm32} \end{array}$	- - -		- - -			* *	* *	- - -	- - -	_ _ _
MOVL ear, A MOVL eam, A	2 2+	4 5+ (a)	2 0	0 (d)	long (ear) \leftarrow (A) long (eam) \leftarrow (A)	-	_	_	_	-	*	*	_	- -	-

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

			i	-	i			•								DM
Mn	emonic	#	~	R G	В	Operation	H	A H	I	S	Т	Ν	Ζ	V	С	RM W
ADD ADD ADD ADD ADD ADD ADDC ADDC ADDC	A,#imm8 A, dir A, ear A, ear ear, A eam, A A, ear A, ear A	2 2 2 + 2 2 + 1 2 2 2 2 + 2 2 + 1 2 2 2 + 2 2 + 1 2 2 2 + 2 2 + 1 2 2 + 1 2 2 + 1 2 2 + 1 2 2 + 1	$\begin{array}{c} 2\\ 5\\ 3\\ 4+(a)\\ 3\\ 5+(a)\\ 2\\ 3\\ 4+(a)\\ 3\\ 2\\ 5\\ 3\\ 4+(a)\\ 3\\ 5+(a)\\ 2\\ 3\\ 4+(a)\\ 3\\ 4+(a)\\ 3\end{array}$	0010200100010200100	$ \begin{array}{c} 0 \\ (b) \\ 0 \\ 2\times (b) \\ 0 \\ 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ 2\times (b) \\ 0 \\ 0 \\ (b) \\ 0 \\ 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ (b) \\ 0 \\ 0 \\ (b) \\ (b) \\ 0 \\ (b) $	byte (A) \leftarrow (A) +imm8 byte (A) \leftarrow (A) +(dir) byte (A) \leftarrow (A) +(ear) byte (A) \leftarrow (A) +(ear) byte (A) \leftarrow (A) +(ear) byte (ear) \leftarrow (ear) + (A) byte (ear) \leftarrow (ear) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) - (dir) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (ear) \leftarrow (ear) - (A) byte (ear) \leftarrow (ear) - (A) byte (A) \leftarrow (A) - (ear) - (C) byte (A) \leftarrow (AH) - (AL) - (C) byte (A) \leftarrow (AH) - (AL) - (C)	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z					* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *	
ADDW ADDW ADDW ADDW ADDW ADDCW ADDCW SUBW SUBW SUBW SUBW SUBW SUBW SUBW SUB	A A, ear A, #imm16 ear, A eam, A A, ear A, ear A, eam A, ear A, ear A, #imm16 ear, A eam, A A, ear A, ear A, ear	1 2 2+ 2 2+ 2 2+ 1 2 2+ 3 2 2+ 2 2+ 2 2+	$\begin{array}{c} 2\\ 3\\ 4+(a)\\ 2\\ 3\\ 5+(a)\\ 3\\ 4+(a)\\ 2\\ 3\\ 4+(a)\\ 2\\ 3\\ 5+(a)\\ 3\\ 4+(a)\end{array}$	0 1 0 2 0 1 0 0 2 0 1 0 2 0 1 0 2 0 1 0	$ \begin{array}{c} 0 \\ 0 \\ (c) \\ 0 \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ \end{array} \right) $	$\begin{array}{l} \text{word} (A) \leftarrow (AH) + (AL) \\ \text{word} (A) \leftarrow (A) + (ear) \\ \text{word} (A) \leftarrow (A) + (ear) \\ \text{word} (A) \leftarrow (A) + (ear) \\ \text{word} (A) \leftarrow (A) + (mm16 \\ \text{word} (ear) \leftarrow (ear) + (A) \\ \text{word} (eam) \leftarrow (ear) + (A) \\ \text{word} (A) \leftarrow (A) + (ear) + (C) \\ \text{word} (A) \leftarrow (A) + (ear) + (C) \\ \text{word} (A) \leftarrow (A) - (ear) \\ \text{word} (ear) \leftarrow (ear) - (A) \\ \text{word} (eam) \leftarrow (ear) - (A) \\ \text{word} (A) \leftarrow (A) - (ear) - (C) \\ \text{word} (A) \leftarrow (A) - (eam) - (C) \\ \end{array}$						* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * *	
ADDL ADDL ADDL SUBL SUBL SUBL	A, ear A, eam A, #imm32 A, ear A, eam A, #imm32	2 2+ 5 2 2+ 5	6 7+ (a) 4 6 7+ (a) 4	2 0 0 2 0 0	0 (d) 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (A) + (\text{ear}) \\ \text{long (A)} \leftarrow (A) + (\text{eam}) \\ \text{long (A)} \leftarrow (A) + \text{imm32} \\ \text{long (A)} \leftarrow (A) - (\text{ear}) \\ \text{long (A)} \leftarrow (A) - (\text{eam}) \\ \text{long (A)} \leftarrow (A) - \text{imm32} \end{array}$	- - - -	- - - -			- - - -	* * * *	* * * * * *	* * * * *	* * * * * *	- - - - -

Mr	nemonic	#	~	R G	В	Operation	L H	A H	I	S	т	N	Z	v	С	RM W
INC INC	ear eam	2 2+	2 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	_	_	_	_	_	*	*	*	-	- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	-	_ _	_ _	_ _	-	*	*	*	-	— *
INCW INCW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	_	_	_	_	*	* *	* *		
DECW DECW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) –1 word (eam) \leftarrow (eam) –1		-	_ _	-	-	*	*	*	-	_ *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) \leftarrow (ear) +1 long (eam) \leftarrow (eam) +1	_	_	_	_	_	*	* *	* *		*
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	-	-	_ _	-	-	*	*	*	-	*

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mn	emonic	#	~	R G	В	Operation	L H	A H	I	S	т	N	Z	v	С	RM W
CMP	А	1	1	0	0	byte (AH) – (AL)	-	_	_	-	_	*	*	*	*	-
CMP	A, ear	2	2	1	0	byte (A) — (ear)	-	_	—	_	—	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte $(A) \leftarrow (eam)$	-	_	—	_	—	*	*	*	*	_
CMP	A, #imm8	2	2	0	٥́	byte (A) ← imm8	-	—	-	_	-	*	*	*	*	-
CMPW	А	1	1	0	0	word (AH) – (AL)	_	Ι	_	_	_	*	*	*	*	Ι
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	—	_	-	_	-	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word $(A) \leftarrow (eam)$	—	_	-	_	-	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	-	—	—	—	-	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) \leftarrow (ear)	-	Ι	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word $(A) \leftarrow (eam)$	-	—	-	—	-	*	*	*	*	—
CMPL	A, #imm32	5	3	0	0	word $(A) \leftarrow imm32$	-	—	-	—	-	*	*	*	*	—

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mnem	nonic	#	~	R G	в	Operation	L H	A H	I	S	т	N	Z	V	С	RM W
DIVU	А	1	*1	0	0	word (AH) /byte (AL)	-	-	-	-	-	-	-	*	*	-
DIVU	A, ear	2	*2	1	0	Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	-	-	-	-	-	-	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	-	-	-	-	-	-	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear)	-	-	-	-	_	-	_	*	*	-
DIVUW	A, eam	2+	*5	0	*7	Quotient \rightarrow word (A) Remainder \rightarrow word (ear) long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	-	-	-	-	-	-	-	*	*	-
MULU	А	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	-
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	-	-	-	-	-	-	-	-	-	-
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte $(eam) \rightarrow word (A)$	-	-	-	-	-	-	-	-	-	-
MULUW MULUW MULUW	A A, ear A, eam	1 2 2+	*11 *12 *13	0 1 0	0 0 (c)	word (AH) *word (AL) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A) word (A) *word (eam) \rightarrow long (A)	_ _ _		_ _ _	_ _ _	_ _ _	_ _ _	_ _ _		- - -	_ _ _

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and $2 \times (b)$ normally.

*7: (c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Mn	emonic	#	~	R G	В	Operation	L H	A H	I	S	т	N	Z	V	С	RM W
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)		 	 	 	 	* * * *	* * * *	R R R R R		- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		- - - -	 	 	 	* * * *	* * * *	R R R R R		 *
XOR XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		- - - -	 	 	 	* * * *	* * * *	R R R R R R		 *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)		- - -	- - -	_ _ _	_ _ _	* *	* *	R R R		_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)		- - - -	- - - -	- - - -	- - - -	* * * * *	* * * *	R R R R R R		- - - *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)		- - - -			- - - -	* * * * *	* * * * *	R R R R R R		*
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)		- - - -				* * * * *	* * * * *	R R R R R R R		 *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	- - -	_ _ _	- - -	_ _ _	_ _ _	* * *	* * *	R R R		 *

Та	ble 13	Lo	ogical 1	Instructions (Byte/Word)	[39	Inst	ruct	tion	s]

Mn	emonic	#	~	R G	В	Operation	L H	A H	Ι	S	т	N	z	v	С	RM W
ANDL ANDL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	-	-	-	-	-	*	*	R R	-	-
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)					-	*	*	R R		_ _
XORL XORL	A, ea A, eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)					-	*	* *	R R		_ _

Table 14 Logical 2 Instructions (Long Word) [6 Instructions]

 Table 15
 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	R G	В	Operation	L H	A H	I	S	т	N	Z	V	С	RM W
NEG	А	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	_	-	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	-	-	-	-	*	*	*	*	- *
NEGW	А	1	2	0	0	word (A) \leftarrow 0 – (A)	-		-		-	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) $\leftarrow 0 - (ear)$ word (eam) $\leftarrow 0 - (eam)$	-	-	-	-	_	*	*	*	*	 *

Table 16 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	L H	A H	I	S	Т	Ν	Ζ	V	С	RM W
NRML A, R0	2	*1	1	0	long (A) \leftarrow Shift until first digit is "1"	-	-	-	-	-	-	*	-	_	-
					byte (R0) \leftarrow Current shift count										

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Mne	emonic	#	~	R G	В	Operation	L H	A H	I	S	т	N	z	V	С	RM W
RORC ROLC		2 2	2 2	0 0	0 0	byte (A) \leftarrow Right rotation with carry byte (A) \leftarrow Left rotation with carry	-	-	_	_	-	*	*	-	*	
RORC RORC ROLC ROLC		2 2+ 2 2+	3 5+ (a) 3 5+ (a)	2 0 2 0	0 2× (b) 0 2× (b)	byte (ear) \leftarrow Right rotation with carry byte (eam) \leftarrow Right rotation with carry byte (ear) \leftarrow Left rotation with carry byte (eam) \leftarrow Left rotation with carry	- - -		- - -	- - -		* * *	* * * *		* * *	* *
ASR LSR LSL	A, R0 A, R0 A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0) byte (A) \leftarrow Logical right barrel shift (A, R0) byte (A) \leftarrow Logical left barrel shift (A, R0)	- - -		- - -	- - -	*	* * *	* * *		* *	
ASRW LSRW LSLW	A A/SHRW A A/SHLW A	1 1 1	2 2 2	0 0 0	0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit)	- - -		- - -	- - -	*	* R *	* * *		* *	
ASRW LSRW LSLW	A, R0 A, R0 A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	word (A) \leftarrow Arithmetic right barrel shift (A, R0) word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)	- - -		- - -	- - -	*	* * *	* * *		* *	
ASRL LSRL LSLL	A, R0 A, R0 A, R0	2 2 2	*2 *2 *2	1 1 1	0 0 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{array}$	- - -	- - -	_ _ _		* *	* * *	* * *		* * *	

Table 17 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	~	RG	В	Operation	L H	A H	I	S	т	Ν	z	v	С	RM W
BZ/BEQ rel BNZ/BNE rel BC/BLO rel BNC/BHS rel BN rel BP rel	2 2 2 2 2 2 2 2	*1 *1 *1 *1 *1 *1	0 0 0 0 0	0 0 0 0 0	Branch when $(Z) = 1$ Branch when $(Z) = 0$ Branch when $(C) = 1$ Branch when $(C) = 0$ Branch when $(N) = 1$ Branch when $(N) = 0$	- - - -			- - - -						
BV rel BNV rel BT rel BNT rel	2 2 2 2	*1 *1 *1 *1	0 0 0 0	0 0 0 0	Branch when $(V) = 1$ Branch when $(V) = 0$ Branch when $(T) = 1$ Branch when $(T) = 0$	- - -	- - -	- - -	- - -	- - -	- - -	_ _ _ _			- - -
BLT rel BGE rel BLE rel BGT rel BLS rel BHI rel	2 2 2 2 2 2 2	*1 *1 *1 *1 *1 *1	0 0 0 0 0	0 0 0 0 0	Branch when $(V) \text{ xor } (N) = 1$ Branch when $(V) \text{ xor } (N) = 0$ Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 1$ Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 0$ Branch when $(C) \text{ or } (Z) = 1$ Branch when $(C) \text{ or } (Z) = 0$				- - - -		- - - -				- - - -
BRA rel JMP @A JMP addr16 JMP @ear	2 1 3 2	*1 2 3 3	0 0 0 1	0 0 0	Branch unconditionally word (PC) \leftarrow (A) word (PC) \leftarrow addr16 word (PC) \leftarrow (ear)	- - -			- - -						
JMP @eam JMPP @ear *3 JMPP @eam *3 JMPP addr24	2+ 2 2+ 4	4+ (a) 5 6+ (a) 4	0 2 0 0	(c) 0 (d) 0	word (PC) \leftarrow (earn) word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2) word (PC) \leftarrow (earn), (PCB) \leftarrow (ear +2) word (PC) \leftarrow ad24 0 to 15, (PCB) \leftarrow ad24 16 to 23	- - -		- - -	- - -	- - -	- - -				- - -
CALL @ear *4 CALL @eam *4 CALL addr16 *5 CALLV #vct4 *5 CALLP @ear *6	2 2+ 3 1 2	6 7+ (a) 6 7 10	1 0 0 2	(c) 2× (c) (c) 2× (c) 2× (c)	word (PC) \leftarrow (ear) word (PC) \leftarrow (eam) word (PC) \leftarrow addr16 Vector call instruction word (PC) \leftarrow (ear) 0 to 15	- - - -			- - - -						
CALLP @eam *6 CALLP addr24 *7	2+ 4	10 11+ (a) 10	0 0	*2 2× (c)	$\begin{array}{l} (\text{PCB}) \leftarrow (\text{ear}) \ 16 \ \text{to} \ 23 \\ \text{word} \ (\text{PC}) \leftarrow (\text{eam}) \ 0 \ \text{to} \ 15 \\ (\text{PCB}) \leftarrow (\text{eam}) \ 16 \ \text{to} \ 23 \\ \text{word} \ (\text{PC}) \leftarrow \text{addr0} \ \text{to} \ 15, \\ (\text{PCB}) \leftarrow \text{addr16} \ \text{to} \ 23 \end{array}$	-	-	-	-	-	-	-		-	-

Table 18 Branch 1 Instructions [31 Instructions]

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

N	Inemonic	#	~	RG	В	Operation	L H	A H	I	s	Т	N	Z	V	С	RM W
CBNE CWBNE	A, #imm8, rel A, #imm16, rel	3 4	*1 *1	0 0	0 0	Branch when byte (A) ≠ imm8 Branch when word (A) ≠ imm16	_	_	-	_	-	*	*	*	*	-
CBNE CBNE CWBNE CWBNE	ear, #imm8, rel eam, #imm8, rel ^{*9} ear, #imm16, rel eam, #imm16, rel ^{*9}	4 4+ 5 5+	*2 *3 *4 *3	1 0 1 0	0 (b) 0 (c)	Branch when byte (ear) \neq imm8 Branch when byte (eam) \neq imm8 Branch when word (ear) \neq imm16 Branch when word (eam) \neq imm16	- - -			- - -		* * *	* * *	* * *	* * *	_ _ _
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	-	-	-	-	*	*	*	-	-
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	-	-	-	-	-	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	_	-	-	-	*	*	*	-	-
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	-	-	-	-	-	*	*	*	-	*
INT INT INTP INT9 RETI	#vct8 addr16 addr24	2 3 4 1	20 16 17 20 15	0 0 0 0	$\begin{array}{c} 8\times (c) \\ 6\times (c) \\ 6\times (c) \\ 8\times (c) \\ 6\times (c) \end{array}$	Software interrupt Software interrupt Software interrupt Software interrupt Return from interrupt	- - - -	- - - -	R R R R *	S S S S *	_ _ _ *	_ _ _ *		 *	- - - *	- - - -
LINK	#local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer	-	-	-	-	_	-	_	-	_	-
UNLINK		1	5	0	(c)	area At constant entry, retrieve old frame pointer from stack.	-	-	-	-	-	-	-	-	-	-
RET *7 RETP *8		1 1	4 6	0 0	(c) (d)	Return from subroutine Return from subroutine	-	-	-	-	-	-	-	-	-	_ _

Table 19 Branch 2 Instructions [19 Instructions]

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Retrieve (word) from stack

*8: Retrieve (long word) from stack

*9: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Mnemonic	#	~	RG	В	Operation	L H	A H	I	S	т	Ν	z	V	С	RM W
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word} (\text{SP}) \leftarrow (\text{SP}) -2, ((\text{SP})) \leftarrow (\text{A}) \\ \text{word} (\text{SP}) \leftarrow (\text{SP}) -2, ((\text{SP})) \leftarrow (\text{AH}) \\ \text{word} (\text{SP}) \leftarrow (\text{SP}) -2, ((\text{SP})) \leftarrow (\text{PS}) \\ (\text{SP}) \leftarrow (\text{SP}) -2n, ((\text{SP})) \leftarrow (\text{rlst}) \end{array}$										- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 4 *2	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word} (A) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2 \\ \text{word} (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2 \\ \text{word} (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2 \\ (\text{rlst}) \leftarrow ((SP)), (SP) \leftarrow (SP) + 2n \end{array}$		*		- * -	- * -	+	*	_ * _	*	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	-	-	*	*	*	*	*	*	*	-
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0 0	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	-	_	*	*	*	*	*	*	*	- -
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0 0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	-	_	-	-	-	-		_		
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam		*		- - -	- - -					_ _ _ _
ADDSP #imm8 ADDSP #imm16	2 3	3 3	0 0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	-	_	-	-	-	-	-	-	-	_
MOV A, brgl MOV brg2, A	2 2	*1 1	0 0	0 0	byte (A) ← (brgl) byte (brg2) ← (A)	Z _	*	-	-	-	*	*	-	-	_
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank										

Table 20 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

*1: PCB, ADB, SSB, USB, and SPB : 1 state

: 2 states

*2: 7 + 3 × (pop count) + 2 × (last register number to be popped), 7 when rlst = 0 (no transfer register)

*3: 29 + (push count) $-3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

DTB, DPR

М	nemonic	#	~	RG	В	Operation	L H	A H	I	S	т	N	Z	v	С	RM W
MOVB MOVB MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *				* * *	* * *			
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$	- - -	- - -		- - -	- - -	* *	* *			* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	7 7 7	0 0 0	$2 \times (b)$ $2 \times (b)$ $2 \times (b)$	bit (dir:bp) $b \leftarrow 1$ bit (addr16:bp) $b \leftarrow 1$ bit (io:bp) $b \leftarrow 1$	- - -	- - -		- - -	- - -					* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$	- - -	- - -		- - -	- - -					* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 0$ Branch when (addr16:bp) $b = 0$ Branch when (io:bp) $b = 0$	- - -	- - -		- - -	_ _ _		* * *			- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	- - -	- - -		- - -	- - -		* * *			- - -
SBBS	addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	-	-	_	_	_	_	*	-	-	*
WBTS	io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	-	-	-	-	-	-	-	-	-	-
WBTC	io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	-	-	-	-	-	-	-	-	-

Table 21	Bit Manipulation Instructions [21 Instructions]	
----------	---	--

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Mnemonic	#	~	R G	В	Operation	L H	A H	I	S	Т	N	Z	v	С	RM W
SWAP	1	3	0	0	byte (A) 0 to 7 \leftrightarrow (A) 8 to 15	_	_	_	-	-	_	-	-	-	_
SWAPW/XCHW AL, AH	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	—	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	_	*	*	—	_	_
EXTW	1	2	0	0	word sign extension	_	Х	_	_	_	*	*	—	_	_
ZEXT	1	1	0	0	byte zero extension	Ζ	—	—	—	—	R	*	—	—	—
ZEXTW	1	1	0	0	word zero extension	-	Ζ	—	-	—	R	*	-	-	—

 Table 22
 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

				ab		ucu	ons	1							
Mnemonic	#	~	R G	в	Operation	L H	A H	I	S	Т	N	Z	V	С	RM W
MOVS/MOVSI MOVSD	2 2	*2 *2	*5 *5	*3 *3	Byte transfer $@AH+ \leftarrow @AL+$, counter = RW0 Byte transfer $@AH- \leftarrow @AL-$, counter = RW0	_	_	_	_	_	-	_	_	-	_ _
SCEQ/SCEQI SCEQD	2 2	*1 *1	*5 *5	*4 *4	Byte retrieval (@AH+) – AL, counter = RW0 Byte retrieval (@AH–) – AL, counter = RW0	_	-	-	_	_	*	*	*	*	_ _
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ \leftarrow AL, counter = RW0	-	-	-	-	-	*	*	-	-	-
MOVSW/MOVSWI MOVSWD	2 2	*2 *2	*8 *8	*6 *6	Word transfer @AH+ \leftarrow @AL+, counter = RW0 Word transfer @AH- \leftarrow @AL-, counter = RW0	_			_	_	-	_	_		_ _
SCWEQ/SCWEQI SCWEQD	2 2	*1 *1	*8 *8	*7 *7	Word retrieval (@AH+) – AL, counter = RW0 Word retrieval (@AH–) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	- -
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	-	-	-	-	-	*	*	-	-	-

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs

- *2: 5 when RW0 is 0, 4 + 8 \times (RW0) in any other case
- *3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

*4: (b) × n

*5: 2 × (RW0)

*6: (c) × (RW0) + (c) × (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


*7: (c) × n

*8: 2 × (RW0)

■ ORDERING INFORMATION

Model	Package	Remarks
MB90622PFV MB90623PFV MB90P623PFV	100-pin Plastic LQFP (FPT-100P-M05)	

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

F9704 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.