－Nine Single－Ended SCSI Transceiver Channels With Active Termination
－Programmable Drivers Provide Active Negation（Totem Pole）or Wired－OR（Open Drain）Outputs
－24－mA Current－Mode Active Termination With Common Nine－Channel Bus Enable
－Low Output Capacitance Presented to SCSI Bus， 13.5 pF Typ
－3．3 V Compatible Logic Inputs Provide Bridge from 3 V Controllers to 5 V SCSI Bus
－Designed to Operate at 10－Million Data Transfers Per Second（Fast－SCSI）
－Controlled Driver Rise and Fall Times 5 ns Min
－High－Receiver Input－Voltage Hysteresis 500 mV Typ
－Receiver Input－Noise Pulse Filter 5 ns Typ
－Each Driver and Receiver Meets ANSI X3．131－1994（SCSI－2）and the Proposed SCSI－3 Standards
－Power－Up／Power－Down Glitch Protection
－High Impedance Driver With $\mathrm{V}_{\mathrm{Cc}}$ at 0 V

## description

The SN75LBC968 is a nine－channel transceiver with active termination that drives and receives the signals from the single－ended，parallel data buses such as the Small Computer－Systems Interface（SCSI）bus．The features of the line drivers，receivers，and active－termination circuits provide the optimum signal－to－noise ratios for reliable data transmission．Integration of the termination and transceivers in the LinBiCMOSTM process provides the necessary analog－circuit performance，has low quiescent power，and reduces the capacitance presented to the bus over separate termination and I／O circuits．
The transceivers of the SN75LBC968 can be enabled to function as totem－pole or open－drain outputs．The open－drain mode drives the wired－OR lines of SCSI（BSY，SEL，and RST）by inputting the data to the direction control input DE／RE instead of the A input．When driving the data through the A input，the outputs become totem poles and provide active signal negation for a higher voltage level on low－to－high signal transitions on heavily loaded buses．In either mode，the turn－on and turn－off output transition times are limited to minimize crosstalk through capacitive coupling to adjacent lines and RF emissions from the cable．The receivers are also designed for optimum analog performance by precisely controlling the input－voltage thresholds，providing wide input－voltage hysteresis and including an input－noise filter．These features significantly increase the likelihood of detecting only the desired data signal and rejecting noise．

Please be aware that an important notice concerning availability，standard warranty，and use in critical applications of

## description (continued)

The communication between the SN75LBC968 and the controller can be accomplished at 3.3-V logic levels provided that the $\mathrm{V}_{\mathrm{CC} 1}$ input connects to the same supply rail as the controller. This provides a bridge from the lower-voltage circuit and the 5-V SCSI bus. The SN75LBC968 also removes the need for special I/O buffers (and associated power dissipation) on the controller itself. The SN75LBC968 must be used with a SCSI controller with support for Differential SCSI.
The integrated, current-mode, active termination supplies a constant 24 mA of current (TERMPWR) to the bus when the bus voltage falls below 2.5 V . This makes the next low-to-high (negation) signal transition independent of the low-level (asserted) bus voltage, unlike voltage-mode terminators. The termination current is provided through the TE input and from TERMPWR and can be disabled by letting the TE input float or by connecting it to ground. The termination circuitry is independent from the line drivers and receivers and $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{CC}}$. Operational termination is present as long as TERMPWR is applied.

The switching speeds of the SN75LBC968 are sufficient to transfer data over the data bus at ten million transfers per second (Fast-SCSI). The specification, $\mathrm{t}_{\text {sk( (lim) }}$, is for system skew budgeting and maintenance of bus set-up and hold times. The device is available in the space-efficient shrink-small-outline package (SSOP) with 25 -mil lead pitch. The SN75LBC968 meets or exceeds the requirements of ANSI X3.131-1994 (SCSI-2) and the proposed SPI (SCSI-3) standards, and is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic diagram (positive logic)



Function Tables
transceiver functions

| INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CE | DE/RE | A | B | A | B |  |
| L | X | X | X | Z | Z |  |
| H | L | X | L | H | Z |  |
| H | L | X | H | L | Z |  |
| H | H | L | X | Z | H |  |
| H | H | H | X | Z | L |  |
| H | L | X | Open | H | Z |  |
| H | H | Open | X | Z | L |  |

$H=$ high level $L=$ low level
$X=$ irrelevant $\quad Z=$ high impedance

TERMINATION FUNCTION

| INPUT | OUTPUT |
| :---: | :---: |
| TE | B |
| GND | Z |
| VTE | 24-mA source |
| Open | $Z$ |

## schematics



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC1 }}, \mathrm{V}_{\text {TE }}$ (see Note 1) | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{l}}$ ( A -side) | $\mathrm{V}_{\mathrm{CC} 1}+0.3 \mathrm{~V}$ |
| Bus voltage range ( B -side) | -0.5 V to 7 V |
| Data I/O and control (A-side) voltage range | -0.5 V to 7 V |
| Continuous power dissipation (see Note 2) | Internally Limited |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | $260^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to GND.
2. The maximum operating-junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.

DISSIPATION RATING TABLE

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ <br> POWER RATING | DERATING FACTOR $\dagger$ ABOVE TA $=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: |
| DL | 2500 mW | $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1600 mW |

† Derating factors are the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\mathrm{CC} 1}$ (see Note 3) |  | 3 |  | 5.25 | V |
| Termination voltage, $\mathrm{V}_{\text {TE }}$ |  | 4.25 |  | 5.25 | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | DE/ $\overline{\mathrm{RE}}, \mathrm{CE}, \mathrm{A}, \mathrm{B}$ | 2 |  |  | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | DE/RE, CE, A, B |  |  | 0.8 | V |
| High-level output current, IOH | A |  |  | -8 | mA |
| Low-level output current, IOL | B |  |  | 48 | mA |
|  | A |  |  | 8 |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All electrical characteristics are measured with $\mathrm{V}_{\mathrm{CC}} 1=\mathrm{V}_{\mathrm{CC}}$ unless otherwise noted.
driver electrical characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

| PARAMETER | TEST CONDITIONS |  | MIN | MAX | $\frac{\text { UNIT }}{\mathrm{V}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ High-level output voltage | $\mathrm{IOH}=-20 \mathrm{~mA}$ |  | 2 |  |  |
| VOL Low-level output voltage | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{I}_{\mathrm{IH}} \quad$ High-level input current | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}$ |  | -100 | $\mu \mathrm{A}$ |
| IIL Low-level input current, A | $\mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}$ |  | -100 | $\mu \mathrm{A}$ |
| High-impedance-state output current | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}$ |  | -100 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5.25 \mathrm{~V}$ |  | -100 |  |

termination electrical characteristics over recommended operating conditions (unless otherwise noted) (see Figure 2)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O}}(\mathrm{OC})$ | Open-circuit output voltage | $\mathrm{O}=0 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ | 2.5 | 2.85 | 3.24 | V |
| 10 | Output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ |  |  | -24 | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ | -20 |  | -24 | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{O}}=4 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ | 2 |  | 12 | mA |

receiver electrical characteristics over recommended operating conditions (unless otherwise noted) (see Figure 3)

| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ High-level output voltage | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2 | 2.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ Low-level output voltage | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{~T}_{+}}$Positive-going input threshold voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}$ | 1.2 | 1.62 | V |
| $\mathrm{V}_{\text {IT }}$ - Negative-going input threshold voltage |  | 0.8 | 1.11 .4 | V |
| $\mathrm{V}_{\text {hys }}$ Input hysteresis voltage ( $\mathrm{V}_{\mathrm{IT}+}-\mathrm{V}_{\mathrm{IT}-}$ ) |  | 0.2 | 0.5 | V |
| $I_{\text {IH }} \quad$ High-level input current | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| IIL Low-level input current | $\mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| High-impedance-state output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -100 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}$ |  | -100 |  |

device electrical characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Supply current to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC}} 1$ | All drivers, receivers, and terminator disabled | All inputs at 0 V |  | 1.3 | 3 | mA |
|  |  | All receivers enabled, termination and drivers disabled, No load | $C E$ at $V_{C C}, \quad D E / \overline{R E}$ at $0 V$, TE at 0 V |  | 14 | 21 |  |
|  |  | All drivers enabled, termination and receivers disabled, No load | $\mathrm{DE} / \overline{\mathrm{RE}} \text { and } \mathrm{CE} \text { at } \mathrm{V}_{\mathrm{CC}},$ $\text { A and TE at } 0 \mathrm{~V}$ |  | 33 | 45 |  |
|  |  |  | $\overline{D E} / \overline{R E}$ and $C E$ at $V_{C C}$, $\mathrm{V}_{\mathrm{TE}}=0 \mathrm{~V}, \quad \mathrm{~A}$ at $\mathrm{V}_{\mathrm{CC}} 1$ |  | 15 | 21 |  |
| ICC | Supply current to TE | Termination and receivers enabled, No load | TE at $\mathrm{V}_{\mathrm{TE}}, \quad \mathrm{DE} / \overline{\mathrm{RE}}$ at 0 V |  | 33 | 45 |  |
| $\mathrm{C}_{0}$ | Bus port capacitance (see Note 4) |  |  |  | 13.5 | 16.5 | pF |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | DE/ $\overline{\mathrm{RE}}$, CE | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ or 2 V |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | DE/ $\overline{\mathrm{RE}}, \mathrm{CE}$ | $\mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 4: Tested in accordance with Annex G X3T9.2/855D, revision 14

SN75LBC968
9-CHANNEL BUS TRANSCEIVER

## WITH ACTIVE TERMINATION

SLLS179C - APRIL 1994 - REVISED JANUARY 1999
driver switching characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST | ITIONS | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | Propagation delay time, high- to low-level output (see Figure 4) | $C_{L}=15 \mathrm{pF}$ |  | 10 |  | 35 | ns |
| tPLH | Propagation delay time, low- to high-level output (see Figure 4) |  |  | 15 |  | 45 | ns |
| ${ }_{\text {tsk }}(\mathrm{lim})$ | Skew limit $\ddagger$, the maximum delay time - minimum delay time | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}= \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ |  |  | 14 | ns |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}= \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C},$ |  |  | 14 | ns |
| tsk(p) | Pulse skew, \|tPHL - tpLH| | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 8 |  |  | ns |
| $t_{t}$ | Output transition time, $10 \%$ to $90 \%$ or $90 \%$ to $10 \%$ of the steady-state output | $15 \mathrm{pF}<\mathrm{C}_{\mathrm{L}}<1$ |  | 5 |  | 20 | ns |
| tPLZ | Propagation delay time, low-level to high-impedance output (see Figure 5) | From CE, | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 |  | 150 | ns |
|  |  | From DE/ $\overline{\mathrm{RE}}$, | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 45 |  |
| tPZL | Propagation delay time, high-impedance to low-level output (see Figure 5) | From CE, | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 |  | 150 | ns |
|  |  | From DE/ $\overline{\mathrm{RE}}$, | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 45 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The value for this parameter was derived from the difference between the slowest and the fastest driver delay times measured on devices from four sample wafer lots.
receiver switching characteristics over recommended of operating conditions (unless otherwise noted)

| PARAMETER |  | TEST | ITIONS | MIN | TYP† MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | Propagation delay time, high- to low-level output | See Figure 6 |  | 5 | 20 | ns |
| tPLH | Propagation delay time, low- to high-level output |  |  | 5 | 25 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{lim})$ | Skew limit $\ddagger$, the maximum delay time - minimum delay time | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=$ $\text { See Figure } 6$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ |  | 8.5 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=$ $\text { See Figure } 6$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C},$ |  | 8.5 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{p})$ | Pulse skew, \|tPHL - tplel | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=$ $\text { See Figure } 6$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ |  | 6 | ns |
| tPLZ | Propagation delay time, low-level to high-impedance output | From CE, | See Figure 7 | 5 | 150 | ns |
|  |  | From DE/ $\overline{\mathrm{RE}}$, | See Figure 7 |  | 45 |  |
| tPZL | Propagation delay time, high-impedance to low-level output | From CE, | See Figure 7 | 5 | 150 | ns |
|  |  | From DE/ $\overline{\mathrm{RE}}$, | See Figure 7 |  | 80 |  |
| tPHZ | Propagation delay time, high-level to high-impedance output | From CE, | See Figure 8 | 5 | 150 | ns |
|  |  | From DE/ $\overline{\mathrm{RE}}$, | See Figure 8 |  | 45 |  |
| tPZH | Propagation delay time, high-impedance to high-level output | From CE, | See Figure 8 | 5 | 150 | ns |
|  |  | From DE/ $\overline{\mathrm{RE}}$, | See Figure 8 |  | 80 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The value for this parameter was derived from the difference between the slowest and the fastest driver delay times measured on devices from four sample wafer lots.

## thermal characteristics

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-free-air thermal resistance | Board-mounted, no air flow |  | 50 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC }}$ | Junction-to-case thermal resistance |  |  | 12 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TJS | Junction-shutdown temperature |  |  | 180 |  | ${ }^{\circ} \mathrm{C}$ |

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver Test Circuit Currents and Voltages.


Figure 2. Active Termination Voltages, Currents, and Test Circuit.


Figure 3. Receiver Voltages, Currents, and Test Circuit
NOTES: A. All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}$, $\mathrm{tf}_{\mathrm{f}} \leq 6 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, Z_{\mathrm{O}}=50 \Omega$.
B. All resistances are in ohms and $\pm 5 \%$, unless otherwise indicated.
C. All capacitances are in picofarads and $\pm 10 \%$, unless otherwise indicated.
D. All indicated voltages are $\pm 10 \mathrm{mV}$.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 6 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, Z_{O}=50 \Omega$.
B. All resistances are in ohms and $\pm 5 \%$, unless otherwise indicated.
C. All capacitances are in picofarads and $\pm 10 \%$, unless otherwise indicated.
D. All indicated voltages are $\pm 10 \mathrm{mV}$.

Figure 4. Driver Delay Time Test Circuit and Waveforms


NOTES: A. All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. All resistances are in ohms and $\pm 5 \%$, unless otherwise indicated.
C. All capacitances are in picofarads and $\pm 10 \%$, unless otherwise indicated.
D. All indicated voltages are $\pm 10 \mathrm{mV}$.

Figure 5. Driver Delay Time Test Circuit and Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 6 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. All resistances are in ohms and $\pm 5 \%$, unless otherwise indicated.
C. All capacitances are in picofarads and $\pm 10 \%$, unless otherwise indicated.
D. All indicated voltages are $\pm 10 \mathrm{mV}$.

Figure 6. Receiver Propagation Delay Time Test Circuit and Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, Z_{O}=50 \Omega$.
B. All resistances are in ohms and $\pm 5 \%$, unless otherwise indicated.
C. All capacitances are in picofarads and $\pm 10 \%$, unless otherwise indicated.
D. All indicated voltages are $\pm 10 \mathrm{mV}$.

Figure 7. Receiver Enable and Disable Times to and From Low-Level Output Test Circuit and Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leq 6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 6 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}$, duty cycle $=50 \%, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. All resistances are in ohms and $\pm 5 \%$, unless otherwise indicated.
C. All capacitances are in picofarads and $\pm 10 \%$, unless otherwise indicated.
D. All indicated voltages are $\pm 10 \mathrm{mV}$.

Figure 8. Receiver Enable and Disable Times to and From High-Level Output Test Circuit and Waveforms

## TYPICAL CHARACTERISTICS



Figure 9

DRIVER
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT


Figure 11


Figure 10
DRIVER
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT


Figure 12

## TYPICAL CHARACTERISTICS

DRIVER
PROPAGATION DELAY TIME
VS
FREE-AIR TEMPERATURE


Figure 13

RECEIVER
PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE


Figure 14

## MECHANICAL DATA

DL (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
48-PIN SHOWN


| PIMS ** | 28 | 48 | 56 |
| :---: | :---: | :---: | :---: |
| A MAX | 0.380 <br> $(9,65)$ | 0.630 <br> $(16,00)$ | 0.730 <br> $(18,54)$ |
| A MIN | 0.370 <br> $(9,40)$ | 0.620 <br> $(15,75)$ | 0.720 <br> $(18,29)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

