

**FAIRCHILD**  
SEMICONDUCTOR™

October 1987  
Revised January 1999

## CD4013BC Dual D-Type Flip-Flop

### General Description

The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each flip-flop has independent data, set, reset, and clock inputs and "Q" and "Q̄" outputs. These devices can be used for shift register applications, and by connecting "Q̄" output to the data input, for counter and toggle applications. The logic level present at the "D" input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line respectively.

### Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL: fan out of 2 driving 74L compatibility: or 1 driving 74LS

### Applications


- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers

### Ordering Code:

Order Number	Package Number	Package Description
CD4013BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
CD4013BCSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4013BCN	N14A	14-Lead Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram



### Truth Table



CL (Note 1)	D	R	S	Q	Q̄
↘	0	0	0	0	1
↗	1	0	0	1	0
↔	x	0	0	Q	Q̄
x	x	1	0	0	1
x	x	0	1	1	0
x	x	1	1	1	1

No Change  
x = Don't Care Case  
Note 1: Level Change


CD4013BC Dual D-Type Flip-Flop



Schematic Diagrams



Logic Diagram



### Absolute Maximum Ratings (Note 2)

(Note 3)

DC Supply Voltage ( $V_{DD}$ )	-0.5 $V_{DC}$ to +18 $V_{DC}$
Input Voltage ( $V_{IN}$ )	-0.5 $V_{DC}$ to $V_{DD}$ +0.5 $V_{DC}$
Storage Temperature Range ( $T_S$ )	-65°C to +150°C
Power Dissipation ( $P_D$ )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature ( $T_L$ )	
(Soldering, 10 seconds)	260°C

### Recommended Operating Conditions (Note 3)

DC Supply Voltage ( $V_{DD}$ )	+3 $V_{DC}$ to +15 $V_{DC}$
Input Voltage ( $V_{IN}$ )	0 $V_{DC}$ to $V_{DD}$ $V_{DC}$
Operating Temperature Range ( $T_A$ )	-40°C to +85°C

**Note 2:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

**Note 3:**  $V_{SS} = 0V$  unless otherwise specified.

### DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or $V_{SS}$		4.0			4.0		30	$\mu A$
		$V_{DD} = 10V, V_{IN} = V_{DD}$ or $V_{SS}$		8.0			8.0		60	$\mu A$
		$V_{DD} = 15V, V_{IN} = V_{DD}$ or $V_{SS}$		16.0			16.0		120	$\mu A$
$V_{OL}$	LOW Level Output Voltage	$ I_{O}  < 1.0 \mu A$								
		$V_{DD} = 5V$		0.05			0.05		0.05	V
		$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	V
$V_{OH}$	HIGH Level Output Voltage	$ I_{O}  < 1.0 \mu A$								
		$V_{DD} = 5V$	4.95		4.95			4.95		V
		$V_{DD} = 10V$	9.95		9.95			9.95		V
		$V_{DD} = 15V$	14.95		14.95			14.95		V
$V_{IL}$	LOW Level Input Voltage	$ I_{O}  < 1.0 \mu A$								
		$V_{DD} = 5V, V_O = 0.5V$ or $4.5V$		1.5			1.5		1.5	V
		$V_{DD} = 10V, V_O = 1.0V$ or $9.0V$		3.0			3.0		3.0	V
		$V_{DD} = 15V, V_O = 1.5V$ or $13.5V$		4.0			4.0		4.0	V
$V_{IH}$	HIGH Level Input Voltage	$ I_{O}  < 1.0 \mu A$								
		$V_{DD} = 5V, V_O = 0.5V$ or $4.5V$	3.5		3.5			3.5		V
		$V_{DD} = 10V, V_O = 1.0V$ or $9.0V$	7.0		7.0			7.0		V
		$V_{DD} = 15V, V_O = 1.5V$ or $13.5V$	11.0		11.0			11.0		V
$I_{OL}$	LOW Level Output Current (Note 4)	$V_{DD} = 5V, V_O = 0.4V$	0.52		0.44	0.88		0.36		mA
		$V_{DD} = 10V, V_O = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_O = 1.5V$	3.6		3.0	8.8		2.4		mA
$I_{OH}$	HIGH Level Output Current (Note 4)	$V_{DD} = 5V, V_O = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
		$V_{DD} = 10V, V_O = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_O = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.3		$-10^{-5}$	-0.3		-1.0	$\mu A$
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		$10^{-5}$	0.3		1.0	$\mu A$

**Note 4:**  $I_{OH}$  and  $I_{OL}$  are measured one output at a time.




AC Electrical Characteristics (Note 5)						
T <sub>A</sub> = 25°C, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200k, unless otherwise noted						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CLOCK OPERATION</b>						
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time	V <sub>DD</sub> = 5V		200	350	ns
		V <sub>DD</sub> = 10V		80	160	ns
		V <sub>DD</sub> = 15V		65	120	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	V <sub>DD</sub> = 5V		100	200	ns
		V <sub>DD</sub> = 10V		50	100	ns
		V <sub>DD</sub> = 15V		40	80	ns
t <sub>WL</sub> , t <sub>WH</sub>	Minimum Clock Pulse Width	V <sub>DD</sub> = 5V		100	200	ns
		V <sub>DD</sub> = 10V		40	80	ns
		V <sub>DD</sub> = 15V		32	65	ns
t <sub>RCL</sub> , t <sub>FCL</sub>	Maximum Clock Rise and Fall Time	V <sub>DD</sub> = 5V			15	μs
		V <sub>DD</sub> = 10V			10	μs
		V <sub>DD</sub> = 15V			5	μs
t <sub>SU</sub>	Minimum Set-Up Time	V <sub>DD</sub> = 5V		20	40	ns
		V <sub>DD</sub> = 10V		15	30	ns
		V <sub>DD</sub> = 15V		12	25	ns
f <sub>CL</sub>	Maximum Clock Frequency	V <sub>DD</sub> = 5V	2.5	5		MHz
		V <sub>DD</sub> = 10V	6.2	12.5		MHz
		V <sub>DD</sub> = 15V	7.6	15.5		MHz
<b>SET AND RESET OPERATION</b>						
t <sub>PHL(R)</sub> , t <sub>PLH(S)</sub>	Propagation Delay Time	V <sub>DD</sub> = 5V		150	300	ns
		V <sub>DD</sub> = 10V		65	130	ns
		V <sub>DD</sub> = 15V		45	90	ns
t <sub>WH(R)</sub> , t <sub>WH(S)</sub>	Minimum Set and Reset Pulse Width	V <sub>DD</sub> = 5V		90	180	ns
		V <sub>DD</sub> = 10V		40	80	ns
		V <sub>DD</sub> = 15V		25	50	ns
C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF

**Note 5:** AC Parameters are guaranteed by DC correlated testing.

### Switching Time Waveforms




The figure displays several timing diagrams for the CD4013BC. The top diagram shows a clock signal with rise time (t<sub>r</sub>) and fall time (t<sub>f</sub>) measured between 10% and 90% voltage levels. Below it, data signals are shown with setup time (t<sub>SETUP</sub>) relative to the clock. The bottom diagrams show output signals with propagation delays (t<sub>PHL</sub>, t<sub>PLH</sub>) and transition times (t<sub>THL</sub>, t<sub>TTL</sub>) measured between 10% and 90% voltage levels.

**Physical Dimensions** inches (millimeters) unless otherwise noted



M14A (REV. H)


**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Package Number M14A**



M14D (REV. B)

**14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)