查询SN54BCT374供应商

捷多邦,专业PCB打样SN54B0和374出SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54BCT374 . . . J OR W PACKAGE

SN74BCT374 ... DB OR DW OR N PACKAGE

SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CC}
- Full Parallel Access for Loading
- Buffered Control Inputs
- 3-State True Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V Per MIL-Std-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) and Shrink
 Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and
 Standard Plastic and Ceramic 300-mil DIPs (J, N)

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'BCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

	(TC	P VIEW)
OE [1	U 20] Vcc
1Q [2	19] 8Q
1D [3	18	8D
2D [4	17]7D
2Q [5	16] 7Q
3Q [6	15] 6Q
3D [7	14] 6D
4D [8	13] 5D
4Q [9	12] 5Q
GND [10	11] CLK

SN54BCT374...FK PACKAGE (TOP VIEW)

	0	Щ С	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Q8		
2D 2Q 3Q 3D 4D	9 1			18 17 16 15 14 13	8D 7D 7Q 6Q 6D	
	4Q	GND	5Q	5D		

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN54BCT374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT374 is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE (each flip-flop)								
		INPUTS	130	OUTPUT					
	OE	CLK	D	Q					
	50	↑ (Н	Н					
S	6 E .	\uparrow	L	L					
	L	H or L	Х	Q ₀					
	Н	Х	Х	Z					




SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS019B – SEPTEMBER 1988 – REVISED APRIL 1994

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		$\ldots \ldots \ldots \ldots - 0.5$ V to 7 V
Voltage range applied to any output in	the disabled or power-off state, V _O	– 0.5 V to 5.5 V
Voltage range applied to any output in	the high state, V _O	$\dots \dots $
Input clamp current	-	30 mA
Current into any output in the low state	: SN54BCT374	
	SN74BCT374	128 mA
Operating free-air temperature range:	SN54BCT374	– 55°C to 125°C
	SN74BCT374	0°C to 70°C
Storage temperature range		– 65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		SN54BCT374			SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IIК	Input clamp current			-18			-18	mA
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

SN54BCT374 SN74BCT374 PARAMETER **TEST CONDITIONS** UNIT MIN TYPT TYP[†] MAX MIN MAX $V_{CC} = 4.5 V_{,}$ $I_{I} = -18 \text{ mA}$ -1.2 -1.2 V Vik $I_{OH} = -3 \text{ mA}$ 2.4 3.3 2.4 3.3 2 $V_{CC} = 4.5 V$ $I_{OH} = -12 \text{ mA}$ 3.2 V Vон $I_{OH} = -15 \text{ mA}$ 2 3.1 0.38 0.55 $I_{OL} = 48 \text{ mA}$ VCC = 4.5 V V VOL $I_{OL} = 64 \text{ mA}$ 0.42 0.55 Ц $V_{CC} = 5.5 V_{,}$ VI = 5.5 V 0.4 0.4 mΑ 20 lιΗ $V_{CC} = 5.5 V_{,}$ $V_{I} = 2.7 V$ 20 μΑ V_{CC} = 5.5 V, $V_{I} = 0.5 V$ -0.6 -0.6 mΑ ١L los‡ $V_{CC} = 5.5 V_{,}$ $V_{O} = 0$ -100 -225 -100 -225 mΑ $V_{CC} = 5.5 V_{,}$ $V_{O} = 2.7 V$ 50 50 μΑ IOZH $V_{0} = 0.5 V$ -50 -50 μA $V_{CC} = 5.5 V_{,}$ IOZL V_{CC} = 5.5 V 37 60 37 60 mΑ **ICCL** 2 5 2 $V_{CC} = 5.5 V$ 5 ICCH mΑ ICCZ V_{CC} = 5.5 V 5 8 5 8 mΑ $V_{CC} = 5 V$, $V_{I} = 2.5 V \text{ or } 0.5 V$ 6 6 pF Ci $V_{CC} = 5 V$, $V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$ 10 10 pF Co

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =	V _{CC} = 5 V, T _A = 25°C		SN54BCT374		SN74BCT374	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			70		70		70	MHz
tw	Pulse duration	CLK high	7		8		7		ns
t _{su}	Setup time before CLK↑	Data high or low	6.5		6.5		6.5		ns
t _h	Hold time after CLK↑	Data high or low	0		0		0		ns



SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS019B – SEPTEMBER 1988 – REVISED APRIL 1994

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	ТО (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX [†]				UNIT
			MIN	BCT374 TYP	MAX	SN54B MIN	MAX	SN74B MIN	MAX	
f _{max}			70			70		70		MHz
^t PLH	CLK	0	2	7.2	9.1	2	11.6	2	10.6	
^t PHL	CLK	Q	2	7.1	8.8	2	10.6	2	10	ns
^t PZH	ŌĒ	0	1	8.3	10.1	1	12.7	1	12.3	
^t PZL	OE	Q	1	8.6	10.6	1	13	1	12.7	ns
^t PHZ	OE		1	4.7	6.3	1	7.1	1	6.8	
^t PLZ	UE	Q	1	4.8	6.3	1	7.5	1	6.8	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated