查询SN54BCT543供应商

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- 3-State True Outputs
- Back-to-Back Registers for Storage
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include Plastic Small-Outline Packages (DW), Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (JT, NT)

description


The 'BCT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.


The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

The SN54BCT543 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74BCT543 is characterized for operation from 0°C to 70°C.

捷多邦,专业PCB打样**SN54B0雨543**出SN74BCT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS026C - NOVEMBER 1988 - REVISED APRIL 1994

SN54BCT543 ... JT OR W PACKAGE







FUNCTION TABLE [†]								
	INPUTS							
CEAB	LEAB	OEAB	Α	В				
Н	Х	Х	Х	Z				
X	Х	н	Х	Z				
L	Н	L	Х	в ₀ ‡				
L	2.5.1	L	L	L				
nisc	L.	L	Н	Н				

[†]A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.


[‡]Output level before the indicated steady-state input conditions were established.

TEXAS




SN54BCT543, SN74BCT543 **OCTAL REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS026C - NOVEMBER 1988 - REVISED APRIL 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		-0.5 V to 7 V
Input voltage range: Control inputs (see		
	e 1)	
Voltage range applied to any output in t	,	
Voltage range applied to any output in t		
Input clamp current, IIK		–30 mÅ
Current into any output in the low state:	: SN54BCT543	96 mA
	SN74BCT543	128 mA
Operating free-air temperature range:	SN54BCT543	– 55°C to 125°C
	SN74BCT543	
Storage temperature range		– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		SN54BCT543		SN74BCT543			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			48			64	mA
ТА	Operating free-air temperature	-55		125	0		70	°C



SN54BCT543, SN74BCT543 **OCTAL REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS026C - NOVEMBER 1988 - REVISED APRIL 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54BCT543			SN74BCT543		
				MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
VOH		$V_{CC} = 4.5 V$	I _{OH} = -12 mA	2	3.2					V
			I _{OH} = -15 mA				2	3.1		
Ver		V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
VOL		VCC = 4.5 V	I _{OL} = 64 mA					0.42	0.55	v
lj		V _{CC} = 5.5 V,	VI = 5.5 V			0.4			0.4	mA
. +	A or B port		V ₁ = 2.7 V			70			70	μA
ι _Η ‡	Control input	V _{CC} = 5.5 V,	v = 2.7 v			20			20	μΑ
+	A or B port	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.65			-0.65	mA
IIL‡	Control input	VCC = 5.5 V,	v] = 0.3 v		-0.6		-0.		-0.6	
los§		V _{CC} = 5.5 V,	$V_{O} = 0$	-100		-225	-100		-225	mA
ICCL	A or B port	V _{CC} = 5.5 V			45	71		45	71	mA
ICCH	A or B port	V _{CC} = 5.5 V			5	8		5	8	mA
ICCZ	A or B port	V _{CC} = 5.5 V			9	15		9	15	mA
Ci	Control input	V _{CC} = 5 V,	VI = 2.5 V or 0.5 V		6			6		pF
Cio	A or B port	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V		16			16		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =	= 5 V, 25°C	SN54B	CT543	SN74B	СТ543	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LEAB or LEBA low		7		8		7		ns
t _{su}	Setup time, data before \overline{LEAB} or \overline{LEBA}	High or low	4.5		5.5		4.5		ns
t _h	Hold time, data after \overline{LEAB} or \overline{LEBA}	High or low	1.5		1.5		1.5		ns



SN54BCT543, SN74BCT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS026C – NOVEMBER 1988 – REVISED APRIL 1994

switching chara	cteristics (see No	ote 2)									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX [†]				UNIT	
			′BCT543		SN54B	CT543	SN74BCT543				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	A or B	B or A	2	5.7	7.5	2	9.9	2	8.8	ns	
^t PHL	AUID		2	6.3	8.2	2	9.7	2	9.6		
^t PLH		A or B	2	8.2	10.3	2	13.9	2	12.9		
^t PHL		AUID	2	8.5	10.6	2	13.2	2	12.7	ns	
^t PZH	OE	A or B	1	6.8	8.6	1	11.4	1	10.7	ns	
^t PZL	UE	AUB	1	8.7	10.8	1	12.8	1	12.3	115	
^t PHZ	OE	A or B	1	5.5	7.2	1	8.8	1	8.1	200	
^t PLZ	UE	AUB	1	4.7	6.4	1 8.1	1	7.2	ns		
^t PZH		A or B	1	7.6	9.8	1	12.8	1	12	200	
^t PZL		AUID	1	9.5	11.6	1	13.8	1	13.5	ns	
^t PHZ		A or B	1	5.8	7.5	1	9.3	1	8.5	200	
^t PLZ		AUID	1	4.8	6.7	1	8.4	1	7.6	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





PACKAGE OPTION ADDENDUM

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9087001M3A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Level-NC-NC-NC
5962-9087001MKA	ACTIVE	CFP	W	24	1	TBD	Call TI	Level-NC-NC-NC
5962-9087001MLA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	Level-NC-NC-NC
SN74BCT543DW	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74BCT543DWR	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74BCT543NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SNJ54BCT543FK	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Level-NC-NC-NC
SNJ54BCT543JT	ACTIVE	CDIP	JT	24	1	TBD	Call TI	Level-NC-NC-NC
SNJ54BCT543W	ACTIVE	CFP	W	24	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

CERAMIC DUAL-IN-LINE

JT (R-GDIP-T**) 24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



MCFP007 - OCTOBER 1994

W (R-GDFP-F24)





NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
- E. Index point is provided on cap for terminal identification only.



MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




PLASTIC DUAL-IN-LINE PACKAGE

MPDI004 - OCTOBER 1994

NT (R-PDIP-T**)

24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated