SCBS056B - OCTOBER 1990 - REVISED JULY 1997

- BiCMOS Design Significantly Reduces ICCZ
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers**
- **Package Options Include Plastic** Small-Outline Packages (DW) and Standard Plastic 300-mil DIPs (N) WWW.DZSC.COM

description

This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The SN74BCT756, SN74BCT757, and SN74BCT760 provide the choice of selected combinations of inverting outputs, symmetrical output-enable (OE) inputs, and complementary OE and \overline{OE} inputs.

The SN74BCT756 is characterized for operation from 0°C to 70°C.


DW OR N PACKAGE (TOP VIEW)


1OE 1 20 V _C
1A1 2 19 20
2Y4 [3 18] 1Y
1A2 [4 17] 2A
2Y3 [5 16] 1Y
1A3 [6 15] 2A3
2Y2 [7 14] 1Y
1A4 [8 13] 2A
2Y1 [] 9 12 [] 1Y
GND [10 11] 2A

FUNCTION TABLE

INP	JTS	OUTPUT
ŌĒ	Α	Υ
Н	Х	Н
L	L	Н
L	Н	(//pL

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. WWW.DZS


> Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN74BCT756 OCTAL BUFFER/DRIVER WITH OPEN-COLLECTOR OUTPUTS

SCBS056B - OCTOBER 1990 - REVISED JULY 1997

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I	
Input current range, I _I	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state, VO	–0.5 V to 5.5 V
Voltage range applied to any output in the high state, V _O	–0.5 V to V _{CC}
Current into any output in the low state	128 mA
Package thermal impedance, θ_{JA} (see Note 1): DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
Vон	High-level output voltage			5.5	V
ΙΙΚ	Input clamp current			-18	mA
loL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA				-1.2	V
IOH	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V				0.1	mA
V _{OL}	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 64 \text{ mA}$			0.42	0.55	V
lį	V _{CC} = 5.5 V,	V _I = 7 V				0.1	mA
I _{IH}	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V				20	μΑ
I _{IL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V				-1	mA
lcc			Outputs high		21	33	
	$V_{CC} = 5.5 \text{ V},$	Outputs open	Outputs low		55	86	mΑ
			OE disable		6	10	
Ci	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V			6		pF
Co	$V_{CC} = 5 V$,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$			10		pF


 $[\]dagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, C_{L} = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_{A} = 25°C		$V_{CC} = 4.5 \text{ to}$ $C_L = 50 \text{ pF},$ $R1 = 500 \ \Omega,$ $R2 = 500 \ \Omega,$ $T_A = \text{MIN to}$		UNIT	
			MIN	TYP	MAX	MIN	MAX	
^t PLH	А	Δ	6.2	8.5	10.5	6.2	11.3	no
t _{PHL}		Ĭ	0.5	2	4.1	0.5	4.2	ns
t _{PLH}	ŌĒ	Y	8.2	12.5	14.8	8.2	16.5	ns
t _{PHL}		ſ	3.4	6.8	9.2	3.4	10.3	115

[‡] For conditions as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION





- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $t_f = t_f \leq$ 2.5 ns, duty cycle = 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated