查询SN54ALS38B 供应商

捷多邦,专业PCB打术SN54AUS388, S和74ALS38B **QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS** WITH OPEN-COLLECTOR OUTPUTS SDAS196B - APRIL 1982 - REVISED DECEMBER 1994

.

Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These devices contain four independent 2-input positive-NAND buffers with open-collector outputs. They perform the Boolean functions $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The open-collector outputs require pullup resistors to perform correctly. These outputs may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices often are used to generate higher VOH levels.

The SN54ALS38B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS38B is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)						
INP	UTS	OUTPUT				
Α	В	Y				
Н	Н	L				
L	Х	н				
Х	L	Н				


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.


SN54ALS38B J PACKAGE SN74ALS38B D OR N PACKAGE (TOP VIEW)								
4								
1A [1	14	V _{CC}					
1B [2	13]4B					
1Y [3	12	4A					
2A [4	11]4Y					
2B [5	10] 3B					
2Y [6	9] 3A					
GND [7	8]3Y					


SN54ALS38B ... FK PACKAGE (TOP VIEW)



NC - No internal connection WWW.DZSC.COM

logic diagram (positive logic)





SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDAS196B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	SN54ALS38B SN74ALS38B	. −55°C to 125°C
Storage temperature range	SN/4AL330D	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS38B		SN74ALS38B			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
VOH	High-level output voltage			5.5			5.5	V
IOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN	SN54ALS38B			SN74ALS38B		
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	II = -18 mA			-1.5			-1.5	V
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
	VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.5	v
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
IIН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
ЮН	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA
Іссн	V _{CC} = 5.5 V,	$V_{I} = 0$		0.86	1.6		0.86	1.6	mA
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		4.8	7.8		4.8	7.8	mA

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.


switching characteristics (see Figure 1)

PARAMETER	ER FROM TO (INPUT) (OUTPUT)	V _C C _L R _L T _A SN54A	UNIT				
			MIN	MAX	SN74AI MIN	MAX	
^t PLH	A or B	V	7	59	10	33	
^t PHL			2	20	1	12	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54ALS38B, SN74ALS38B **QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS** WITH OPEN-COLLECTOR OUTPUTS SDAS196B – APRIL 1982 – REVISED DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated