查询SN54ALS580B供应商

意図54Aを2580B样SN74AL2580BはSN74AS580 **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS

SDAS277 - JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Inverting-Logic Outputs
- **Package Options Include Plastic** Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

description

These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, outputs (\overline{Q}) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

SN54ALS580B J OR W PACKAGE
SN74ALS580B, SN74AS580 DW OR N PACKAGE
(TOP VIEW)

OE [1	20	þ	Vcc
1D [2	19		1Q
2D [3	18	þ	2Q
3D [4	17	þ	3Q
4D [5	16	þ	4Q
5D [6	15	þ	5Q
6D [7	14	þ	6Q
7D [8	13	þ	7Q
8D [9	12	þ	8Q
GND [10	11	þ	LE

SN54ALS580B ... FK PACKAGE (TOP VIEW)

Q C 問 9 D
$\begin{array}{c} 3D \\ 4D \\ 4D \\ 5 \\ 5D \\ 6 \\ 6D \\ 7 \\ 7D \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 60 \\ 8 \\ 5 \\ 14 \\ 60 \\ 7 \\ 14 \\ 60 \\ 8 \\ 14 \\ 60 \\ 8 \\ 14 \\ 60 \\ 8 \\ 14 \\ 60 \\ 8 \\ 14 \\ 60 \\ 14 \\ 14 \\ 60 \\ 14 \\ 14 \\ 60 \\ 14 \\ 14 \\ 14 \\ 14 \\ 14 \\ 14 \\ 14 \\ 1$

OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS580B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS580B and SN74AS580 are characterized for operation from 0°C to 70°C.


	FUNCTION TABLE (each latch)									
		INPUTS		OUTPUT						
	OE	LE	D	Q						
	L	Н	Н	L						
ł	L	н	L	н						
1	50	ML.	Х							
2	Н	Х	Х	z						







SN54ALS580B, SN74ALS580B, SN74AS580 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS277 – JANUARY 1995

logic symbol[†]







To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V ₁	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN54ALS580B	-55°C to 125°C
SN74ALS580B	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS580B		SN74ALS580B			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
tw	Pulse duration, LE high	15			15			ns
t _{su}	Setup time, data before LE \downarrow	20			10			ns
t _h	Hold time, data after LE \downarrow	12			10			ns
ТА	Operating free-air temperature	-55		125	0		70	°C



-112

17

26

29

10

16

17

-30

-20

-112

17

26

29

10

16

17

mΑ

mΑ

SN54ALS580B SN74ALS580B PARAMETER UNIT **TEST CONDITIONS** TYP[†] MIN TYP[†] MAX MIN MAX $I_{I} = -18 \text{ mA}$ VIK $V_{CC} = 4.5 V,$ -1.2 -1.2 V V_{CC} = 4.5 V to 5.5 V, $I_{OH} = -0.4 \text{ mA}$ V_{CC}-2 V_CC-2 $I_{OH} = -1 \text{ mA}$ 2.4 3.3 V ۷он VCC = 4.5 V $I_{OH} = -2.6 \text{ mA}$ 2.4 3.2 0.25 0.4 0.25 $I_{OL} = 12 \text{ mA}$ 0.4 VOL VCC = 4.5 V V 0.35 0.5 $I_{OL} = 24 \text{ mA}$ IOZH $V_{CC} = 5.5 V_{,}$ Vo = 2.7 V 20 20 μΑ -20 $V_{CC} = 5.5 V,$ $V_{O} = 0.4 V$ -20 IOZL μΑ V_{CC} = 5.5 V, $V_I = 7 V$ 0.1 0.1 mΑ II. $V_{CC} = 5.5 V,$ $V_{I} = 2.7 V$ 20 20 μΑ Iн ١L V_{CC} = 5.5 V, $V_{I} = 0.4 V$ -0.13-0.1mΑ

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

10‡

ICC

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

V_O = 2.25 V

Outputs high

Outputs low

Outputs disabled

switching characteristics (see Figure 1)

 $V_{CC} = 5.5 V_{,}$

 $V_{CC} = 5.5 V$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	= 50 pF = 500 Ω 2 = 500 Ω	2,	3	UNIT
			SN54AL	S580B	SN74ALS580B		
		MIN	MAX	MIN	MAX		
^t PLH	D	ā	3	26	3	18	ns
^t PHL		Q	3	15	3	14	115
^t PLH	LE	ā	8	29	6	22	ns
^t PHL	LC	Q	4	22	6	21	115
^t PZH		-	4	25	3	18	ns
tPZL	OE	Q	4	21	4	18	115
^t PHZ	OE	Q	2	12	1	10	ns
tPLZ	UE	Q	3	22	1	15	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54ALS580B, SN74ALS580B, SN74AS580 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS277 - JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Input voltage, V ₁	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74AS580	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74AS580		UNIT	
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IOH	High-level output current			-15	mA
I _{OL}	Low-level output current			48	mA
tw*	Pulse duration, LE high	2			ns
t _{su} *	Setup time, data before LE \downarrow	2			ns
t _h *	Hold time, data after LE \downarrow	3			ns
TA	Operating free-air temperature	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDI	TIONS	SN	74AS58	0	UNIT
PARAMETER	TEST CONDI	TIONS	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = -18 mA			-1.2	V
Veri	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I _{OH} = -2 mA	V _{CC} -2			V
VOH	$V_{CC} = 4.5 V,$	I _{OH} = -15 mA	2.4	3.3		v
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.33	0.5	V
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50	μΑ
lozl	V _{CC} = 5.5 V,	V _O = 0.4 V			-50	μΑ
li	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
ін	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ
ΙIL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5	mA
۱ ₀ §	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
		Outputs high		62	100	
lcc	$V_{CC} = 5.5 V$	Outputs low		65	106	mA
		Outputs disabled		71	115	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25° C.

\$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN54ALS580B, SN74ALS580B, SN74AS580 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS277 – JANUARY 1995

switching characteristi	cs (see Figure 1)				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R1 = 500 Ω R2 = 500 Ω T _A = MIN to	UNIT	
			SN74/		
			MIN	MAX	
^t PLH	D	ā	3	7.5	ns
^t PHL		Q	3	7	115
^t PLH	LE	ā	5	9	ns
^t PHL		Q	4	8	115
^t PZH	OE	ā	2	6.5	ns
^t PZL	OE	Q	4	9.5	115
^t PHZ	ŌĒ	Q	2	6.5	ns
^t PLZ		Q Q	2	7	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54ALS580B, SN74ALS580B, SN74AS580 **OCTAL D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS SDAS277 – JANUARY 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7 V $R_{L} = R1 = R2$ Vcc **S1** RL R1 From Output Test From Output From Output Test Test Point **Under Test Under Test** Point Point Under Test CL C_L 3 RL **R2** CL (see Note A) (see Note A) (see Note A) LOAD CIRCUIT FOR LOAD CIRCUIT LOAD CIRCUIT **BI-STATE TOTEM-POLE OUTPUTS** FOR OPEN-COLLECTOR OUTPUTS FOR 3-STATE OUTPUTS 3.5 V 3.5 V **High-Level** Timing 1.3 V 1.3 V 1.3 V Pulse Input 0.3 V 0.3 V th t_{su} 3.5 V 3.5 V Data Low-Level 1.3 V 1.3 V .3 V Input Pulse 0.3 V 0.3 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES PULSE DURATIONS 3.5 V Output Control 1.3 V 1.3 V (low-level 0.3 V enabling) 3.5 V tPZL -1.3 V Input 1.3 V ^tPLZ 0.3 V ≈3.5 V ^tPHL Waveform 1 **t**PLH S1 Closed .3 \ ۷он In-Phase (see Note B) 1.3 V 1.3 V VOL Output 0.3 V VOL tphz 🔸 ^tPLH tPZH -► tPHL -VOH VOH Waveform 2 Out-of-Phase .3 V S1 Open 0.3 V 1.3 V 1.3 V Output Vol (see Note B) (see Note C) $\approx 0 V$ **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS PROPAGATION DELAY TIMES**

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated