查询SN74259供应商

SN54259, SN54ES259B, SN74259#SN74LS259B 8-BIT ADDRESSABLE LATCHES

SDLS086 – DECEMBER 1983 – REVISED MARCH 1988


- 8-Bit Parallel-Out Storage Register Performs
 Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active High Decoder
- Enable/Disable Input Simplified Expansion
- Expandable for N-Bit Applications
- Four District Functional Modes
- Package Options Include Ceramic Chip Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear ($\overline{\text{CLR}}$) and enable ($\overline{\text{G}}$) inputs as enumerated in the function table. In the addressablelatch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, enable $\overline{\text{G}}$ should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54259 and SN54LS259B are characterized for operation over the full military temperature range of – 55°C to 125°C. The SN74259 and SN74LS259B are characterized for operation from 0°C to 70°C.





[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

FORCE DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include lesting of all parameters.



SN54259, SN54LS259B, SN74259, SN74LS259B 8-BIT ADDRESSABLE LATCHES

SDLS086 - DECEMBER 1983 - REVISED MARCH 1988

FUNCTION TABLE

	rs G	OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
н	L	D	Q _{iO}	Addressable Latch
н	н	QiO	QiO	Memory
ι	L	D	L	8-Line Demultiplexer
L	н	L	L	Clear


 $H \equiv$ high level, $L \equiv$ low level

 $\mathbf{D} \equiv$ the level at the data input

 $\label{eq:Qi0} \ensuremath{\mathbbmu} \ensur$

schematic of inputs and outputs /259

EQUIVALENT OF EACH INPUT V_{CC} R_{eq} NPUT $\overline{G}: R_{eq} = 2.2 k\Omega NOM$ All other inputs: $R_{eq} = 4 k\Omega NOM$ 259TYPICAL OF ALL OUTPUTS V_{CC} $100 \Omega NOM$ V_{CC} $000 \Omega NOM$



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	,
Input voltage: SN54259, SN74259 5.5 V	
SN54LS259B, SN74LS259B	
Operating free-air temperature range: SN54259, SN54LS259B	
SN74259, SN74LS259B	
Storage temperature range -65° C to 150° C	

NOTE 1: Voltage values are with respect to network ground terminal.



LATCH SELECTION TABLE

SELECT INPUTS			LATCH
S2	S1	SO	ADDRESSED
L	L	L	0
L	Ł	H	1
L	н	L	2
Ł	н	H	3
н	L	L	4
н	L	н	5
н	н	L	6
н	н	н	7

SN54259, SN74259 8-BIT ADDRESSABLE LATCHES

SDLS086 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

	<u> </u>	St	N5425	59 SN74259			9	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				800			800	μA
Low-level output current, IOL				16			16	mA
Width of clear or enable pulse, t_W		15			15			ns
Contra di ma d	Data	151			151		-	
Setup time, t _{su}	Address	51			51	800 16	ns	
	Data	0†			01	h		
Hold time, th	Address	20†			201			ns
Operating free-air temperature, TA	, , , , , , , , , , , , , , ,	55		125	0		70	°C

The arrow indicates that the rising edge of the enable pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			ARAMETER TEST CONDITIONS [†]		S	N5425	9	SN74259			UNIT
	PARAMETER		TESTCO	NUTIONS'	MIN	TYP‡	MAX			UNIT	
VIH	High-level input volta	je			2			2			V
VIL	Low-level input voltag	le.					0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = 12 mA	1		-1.5			-1.5	V
Voн	High-level output volt	age	$V_{CC} = MIN,$ $V_{1L} = 0.8 V,$	V _{IH} = 2 V, I _{OH} =	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{1L} = 0.8 V,	V _{IH} ≭ 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
4	Input current at maxi	mum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V	1		1			1	mA
ЦН	High-level input current	G Other inputs	V _{CC} = MAX,	∨ _I = 2.4 ∨			80 40			80 40	μA
1 _{1L}	Low-level input	G Other inputs	V _{CC} = MAX,	VI = 0.4 V			-3.2			-3.2 -1.6	mA
los	Short-circuit output current§		V _{CC} = MAX		-18		57	-18		-57	mA
ICC	Supply current		V _{CC} = MAX,	See Note 2		60	90		60	90	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C.

\$ Not more than one output should be shorted at a time,

NOTE 2: $I_{\mbox{CC}}$ is measured with the inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT			
^t PHL	CLR	Any Q			16	25	ns			
tPLH	0		CL = 15 pF, Bι = 400 Ω		14	24	ns			
^t PHL	Data Any Q				11	20				
^t PLH				15	15	28	ns			
^t PHL	Address			17	28	- ''s				
^t PLH	-		1		12	20	ns			
^t PHL	Ğ	Any Q						11	20	- "°

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS259B, SN74LS259B 8-BIT ADDRESSABLE LATCHES

SDLS086 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

			SM	54LS2	59B	SN	174LS2	59B	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	High-level input voltage				2			V
VIL	Low-level input voltage				0.7			0.8	V
юн	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				4			8	mA
. –	Bulan duration	Ğ low	17			17			
tw	Pulse duration	CLR low	10			10			្ពាទ
		Data before G t	20			20			
t _{su}	Set up time	Address before Gt	17			17			ns
		Address before GI	0			0			
		Data after G t	0			0			
th	Hold time	Address after G t	0			0			ns
TA	Operating free-air temperature	· · · · · · · · · · · · · · · · · · ·	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]		SN54LS259B		59B	SN	598		
	TEST CONDITIONS.	M	IN .	ТҮР	MAX	MAX MIN TYP MAX	MAX	UNIT	
VIK	$V_{CC} = MIN, I_{I} = -18 \text{ mA}$				1,5			- 1.5	V
V _{OH}	$V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = MAX,$ $I_{OH} = -0.4 mA$	2	.5	3.4		2.7	3.4		v
VOL	V _{CC} = MIN, V _{IH} = 2 V, IOL = 4	mA		0,25	0.4		0.25	0.4	V
VOL	V _{1L} = MAX	mA					0.35	0.5	1 °
1	V _{CC} = MAX, V _I = 7 V				0.1			0.1	mA
Чн	V _{CC} = MAX, V ₁ = 2.7 V			· _ ·	20			20	μA
ЧL	V _{CC} = MAX, V _I = 0.4 V				- 0.4			- 0.4	mA
IOS§	V _{CC} = MAX	- :	20		- 100	- 20		- 100	mA
Icc	V _{CC} = MAX, See Note 2			27	36		22	36	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

\$ Not more than one output should be shorted at a time, and duration short-circuit should not exceed one second.

NOTE 2: $I_{\mbox{CC}}$ is measured with the inputs grounded and the outputs open.

switching characteristics, V_{CC} = 5 V, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	ΜΙΝ ΤΥΡ	MAX	UNIT
^t PHL	CLR	Any Q		12	18	ns
^t PLH	Data	Any Q		19	30	
^t PHL		Any Q	$c_1 = 15 \text{ pc}$ $p_2 = 240$	13	20	ns
^t PLH	Address	Any Q	$C_{L} = 15 pF$, $R_{L} = 2 k\Omega$, See Note 3	17	27	
^t PHL	Address	Any Q	See Note 3	14	20	ns
^t PLH	G Any Q		15	24		
^t PHL		Any Q		15	24	ns

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated