

MOS INTEGRATED CIRCUIT μ PD75P316B

4-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μPD75P316B is a product of the μPD75316B with its built-in ROM having been replaced with the onetime PROM.

It is most suitable for test production during system development and for production in small amounts since it can operate under the same supply voltage as mask products.

The one-time PROM product is capable of writing only once and is effective for production of many kinds of sets in small quantities and early startup.

The EPROM product allows programs to be written and rewritten, making it ideal for system evaluation.

Functions are described in detail in the following User'S Manual, which should be read when carrying out design work.

μPD75308 User's Manual: IEM-5016

FEATURES

- Compatible (excluding mask option) with the μPD75312B/75316B (mask products)
- Memory capacity
 - Program memory (PROM): 16256 × 8 bits Data memory (RAM) : 1024×4 bits
 - · Ideal for small set as camera, etc.

ORDERING INFORMATION

ORDERING INFORMAT	TION		
Ordering Code	Package	Internal ROM	Quality Grade
μPD75P316BGC-3B9	80-pin plastic QFP (□14 mm)	One-time PROM	Standard
μPD75P316BGK-BE9	80-pin plastic QFP (fine pitch) (□12 mm)	One-time PROM	Standard
μ PD75P316BKK-T*	80-pin ceramic WQNF (LCC with window)	EPROM	Not applicable
		(for	function evaluation)

Under Development

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The μ PD75P316B EPROM product does not provide a level of reliability suitable for use as a volume production product for customers' devices. The EPROM product should be used solely for function evaluation in experiments or preproduction.


In descriptions common to one-time PROM products and EPROM products in this document, the term "PROM" is used.

The information in this document is subject to change without notice.



PIN CONFIGURATION (Top View)


- 80-pin plastic QFP (□14 mm)
- 80-pin plastic TQFP (fine pitch)(□12 mm)



P00-03	: Port 0	VLC0-2	: LCD Power Supply 0-2
P10-13	: Port 1	BIAS	: LCD Power Supply Bias Control
P20-23	: Port 2	LCDCL	: LCD Clock
P30-33	: Port 3	SYNC	: LCD Synchronization
P40-43	: Port 4	TI0	: Timer Input 0
P50-53	: Port 5	PTO0	: Programmable Timer Output 0
P60-63	: Port 6	BUZ	: Buzzer Clock
P70-73	: Port 7	PCL	: Programmable Clock
BP0-7	: Bit Port	INT0, 1, 4	: External Vectored Interrupt 0, 1, 4
KR0-7	: Key Return	INT2	: External Test Input 2
SCK	: Serial Clock	X1, 2	: Main System Clock Oscillation 1, 2
SI	: Serial Input	XT1, 2	: Subsystem Clock Oscillation 1, 2
SO	: Serial Output	MD0-3	: Mode Selection
SB0, 1	: Serial Bus 0, 1	V_{DD}	: Positive Power Supply
RESET	: Reset Input	Vss	: Ground
S0-31	: Segment Output 0-31	V_{PP}	: Programing/Verifying Power
COM0-3	: Common Output 0-3		



BLOCK DIAGRAM





CONTENTS

1.	PIN FUNCTIONS	5
	1.1 PORT PINS	5
	1.2 OTHER PINS	7
	1.3 PIN INPUT/OUTPUT CIRCUITS	9
2.	DIFFERENCES BETWEEN PRODUCTS IN SERIES	11
3.	DATA MEMORY (RAM)	12
4.	PROGRAM MEMORY WRITE AND VERIFY	14
	4.1 PROGRAM MEMORY WRITE/VERIFY OPERATING MODES	
	4.2 PROGRAM MEMORY WRITING PROCEDURE	15
	4.3 PROGRAM MEMORY READING PROCEDURE	
	4.4 ERASURE PROCEDURE(μPD75P316BKK-T-ONLY)	17
5.	ELECTRICAL SPECIFICATIONS	18
6.	PACKAGE INFORMATION	39
7.	RECOMMENDED SOLDERING CONDITIONS	42
AP	ENDIX A. DEVELOPMENT TOOLS	43
ΑP	ENDIX B. RELATED DOCUMENTS	44



1. PIN FUNCTIONS

1.1 PORT PINS (1/2)

Pin Name	Input/Output	Dual-Function Pin	Function	8-bit I/O	Afer Reset	I/O Circuit Type*1
P00	Input	INT4				B
P01	Input/output	SCK	4-bit input port (PORT0) Internal pull-up resistor specification by			F - A
P02	Input/output	SO/SB0	software is possible for P01 to P03 as a 3-bit unit.	×	Input	F - B
P03	Input/output	SI/SB1				M- c
P10		INT0	With noise elimination circuit			
P11		INT1	4-bit input port (PORT1)			
P12	Input	INT2	Internal pull-up resistor specification by software is possible as a 4-bit unit.	×	Input	B - C
P13		TI0				
P20		PTO0			Input	
P21		_	4-bit input/output port (PORT2)			E - B
P22	Input/output	PCL	Internal pull-up resistor specification by software is possible as a 4-bit unit.	×		
P23		BUZ				
P30 *2		LCDCL MD0				
P31 * 2		SYNC MD1	Programmable 4-bit input/output port (PORT3) Input/output settable bit-wise.			E - B
P32 * 2	Input/output	MD2	Internal pull-up resistor specification by software is possible as a 4-bit unit.	×	Input	
P33 * 2		MD3				
P40 to P43*2	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 4). Data input/output pins for program memory (PROM) write/verify (low-order 4 bits).		High impedance	M - A
P50 to P53 *2	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 5) Data input/output pins for program memory (PROM) write/verify (high-order 4 bits).	0	High impedance	M - A
P60		KR0				
P61	Innut/outnut	KR1	Programmable 4-bit input/output port (PORT6). Input/output settable bit-wise.			
P62	Input/output	KR2	Internal pull-up resistor specification by		Input	F - A
P63		KR3				
P70		KR4		0		
P71	Input/output	KR5	4-bit input/output port (PORT7).		Input	
P72	mpayoutput	KR6	Internal pull-up resistor specification by software is possible as a 4-bit unit.			F - A
P73		KR7				

- * 1. (: Indicates a Schmitt-triggered input. 2 : Direct LED drive capability.

1.1 PORT PINS (2/2)

Pin Name	Input/Output	Dual- Function Pin	Function	8-bit I/O	After Reset	I/O Circuit TYPE
BP0		S24				
BP1	Outmut	S25			*	G - C
BP2	Output	S26				
BP3]	S27	1-bit output port (BIT PORT)	×		
BP4			Dual-function as segment output pins.	*		
BP5	Output S29	S29				
BP6		S30				
BP7		S31				

^{*} For BP0 to BP7, VLC1 is selected as the input source. The output level depends on BP0 to BP7 and the VLC1 external circuit, however.

7



1.2 OTHER PINS

Pin Name	Input/Output	Dual- Function Pin	Function	After Reset	I/O Circuit Type *1
TI0	Input	P13	External event pulse input pin for timer/event counter.	_	B - C
PTO0	output	P20	Timer/event counter output pin	Input	E - B
PCL	Input/output	P22	Clock output pin	Input	E - B
BUZ	Input/output	P23	Fixed frequency output pin (for buzzer or system clock trimming)	Input	E - B
SCK	Input/output	P01	Serial clock input/output pin	Input	F - A
SO/SB0	Input/output	P02	Serial data output pin Serial bus input/output pin	Input	(F) - B
SI/SB1	Input/output	P03	Serial data input pin Serial bus input/output pin	Input	M- c
INT4	Input	P00	Edge-detected vectored interrupt input pin (rising or falling edge detection).	_	B
INT0	Input	P10	Edge-detected vectored interrupt input pin (detection		(B) - C
INT1	трис	P11	edge selectable)	_	(B) - C
INT2	Input	P12	Edge-detected testable input pin (rising edge detection)	_	B - C
KR0 to KR3	Input/output	P60 to P63	Testable Input/output pins (parallel falling edge detection)	Input	F - A
KR4 to KR7	Input/output	P70 to P73	Testable Input/output pins (parallel falling edge detection)	Input	F - A
S0 to S23	Output	_	Segment signal output pins	*3	G - A
S24 to S31	Output	BP0 to 7	Segment signal output pins	*3	G - A
COM0 to COM3	Output	_	Common signal output pins	*3	G - B
VLC0 to VLC2	_	_	LCD drive power supply pins	_	_
BIAS	_	_	External split cutting output pin	High impedance	_
LCDCL*2	Input/output	P30	External extension driver drive clock output pin	Input	E - B
SYNC*2	Input/output	P31	External extension driver synchronization clock output pin	Input	E - B
X1, X2	Input	_	Main system clock oscillation crystal/ceramic connection pins. When an external clock is used, the clock is input to X1 and the inverted clock to X2.	_	_
XT1, XT2	Input	_	Subsystem clock oscillation crystal connection pins When an external clock is used, the clock is input to XT1 and the inverted clock to XT2. XT1 can be used as a 1-bit input (test) pin.	_	_
RESET	Input	_	System reset input pin (low-level active).	_	B
MD0 to MD3	Input/output	P30 to P33	Mode selection pin for program memory (PROM) write/verify.	Input	E - B
$V_{\mathtt{PP}}$	_	_	Program voltage application pin for program memory (PROM) write/verify . Connected to $V_{\rm DD}$ in normal operation. Applies +12.5 V in program memory write/verify.	_	_
V _{DD}	_	_	Positive power supply pin	_	_
V _{ss}	_	_	GND potential pin	_	_

NEC μ PD75P316B

- * 1. (): Indicates a Schmitt-triggered input.
 - 2. Pins provided for future system expansion. Currently used only as pins 30 and 31.
 - 3. VLCX shown below can be selected for display outputs.


S0 to S31: V_{LC1} , COM0 to COM2: V_{LC2} , COM3: V_{LC0}

However, display output levels depend on the display output and VLCX external circuit.




1.3 PIN INPUT/OUTPUT CIRCUITS

The input/output circuits for each of the pin μ PD75P316B are shown below in partially simplified form.









2. DIFFERENCES BETWEEN PRODUCTS IN SERIES

The μ PD75P316B is a version of the μ PD75316B with its built-in mask ROM replaced with the one-time PROM or EPROM. When performing debugging or preproduction of an application system using PROM and then volume production using a mask ROM product, etc., these differences should be taken into account in the transition. Table 2-1 shows the differences from the other products in series.

For the details of the CPU functions and the built-in hardware, please refer to the μ PD75308 User's Manual (IEM-5016).

Table 2-1 Differences between Products in Series

Product Name Comparison Item		μPD75P316A μPD75P316B		μPD75312B/75316B	
Program memory (bytes)		• EPROM/one-time PROM • 16256 • One-time PROM • EPROM • 16256		• Mask ROM • 12160/16256	
Data memory (x 4 bits	s)		1024		
Pull-up resistors of p	orts 4 and 5	No	ne	Incorporation specifiable by mask option	
LCD driving power supplying split resistor		None		Incorporation specifiable by mask option	
r:	No.50 to 55	P30/MD0 t	P30 to P33		
Pin connection	No.57	V	IC		
Electrical specifications		The mask ROM products and PROM products have different consumption currents, etc. See the Electrical Specifications section in the relevant Data Sheets for details.			
Power supply voltage	range	2.7 to 6.0 V	2.0 to 5.5 V		
Package		80-pin plastic QFP (14 × 20 mm) 80-pin ceramic WQNF (LCC with window)	• 80-pin plastic QFP (□14 mm) • 80-pin plastic TQFP (fine pitch)(□12 mm) • 80-pin ceramic QWFN (LCC with window) • 80-pin plastic TQF (fine pitch)(□12 m		
Other		The mask ROM products and PROM products have different circuit scales and mask layouts, and therefore differ in terms of noise resistance and noise radiation.			

Noise resistance and noise radiation differs between the PROM products and mask ROM products. When investigating a switch from PROM product to mask PROM product in the transition from preproduction to volume production, thorough evaluation should be carried out with the mask ROM CS product (not the ES product).

3. DATA MEMORY (RAM)

Fig. 3-1 shows the data memory configuration. It consists of a data area and a peripheral hardware area. The data area consists of memory banks 0 to 3 with each bank consisting of 256 words x 4 bits.

Peripheral hardware has been assigned to the area of memory bank 15.

(1) Data area

The data area comprises a static RAM. It is used to store program data and as a subroutine, interrupt execution stack memory. Even if the CPU operation is stopped in the standby mode, it is possible to hold the memory content for a long time by battery backup, etc. The data area is operated by memory manipulation instructions.

The static RAM has been mapped to memory banks 0, 1, 2 and 3 by 256×4 bits each. Bank 0 has been mapped as a data area but is also available as a general register area (000H to 007H) and a stack area (000H to 0FFH) (banks 1, 2 and 3 are available only as a data area).

In the static RAM, 1 address consists of 4 bits. It can be operated in units of 8 bits by 8-bit memory manipulation instructions or in bits by bit manipulation instructions, however. In an 8-bit manipulation instruction, an even address should be specified.

(a) General register area

The general register area can be operated either by general register operation instructions or by memory manipulation instructions. Up to eight 4-bit registers are available. That part of the 8 general registers which is not used in the program is available as a data area or a stack area.

(b) Stack area

The stack area is set by an instruction. It is available as a subroutine execution or interrupt service execution save area.

(2) Peripheral hardware area

The peripheral hardware area has been mapped to F80H to FFFH of memory bank 15.

It is operated by memory manipulation instructions just as the static RAM. In the peripheral hardware, however, the operable bit unit differs from one address to another. An address to which peripheral hardware has not been assigned is inaccessible since no data memory is built in.




Fig. 3-1 Data Memory Map



4. PROGRAM MEMORY WRITE AND VERIFY

The ROM built into the μ PD75P316B is a 16256 x 8-bit electrically writable one-time PROM. The table below shows the pins used to program this PROM. There is no address input; instead, a method to update the address by the clock input via the X1 pin is adopted.

Pin Name	Function
Vpp	Voltage applecation pin for program memory write/verify (normally V_{DD} potential).
X1, X2	Address update clock inputs for program memory write/ verify. Inverse of X1 pin signal is input to X2 pin.
MD0 to MD3	Operating mode selection pin for program memory write/verify.
P40 to P43 (low-order 4 bits) P50 to P53 (high-order 4 bits)	8-bit data input/output pins for progrm memory write/verify.
VDD	Supply voltage application pin. Applies 2.0 to 5.5 V in normal operation, and 6 V for program memory write/verify.

4.1 PROGRAM MEMORY WRITE/VERIFY OPERATING MODES

The μ PD75P316B assumes the program memory write/verify mode when +6 V and +12.5 V are applied respectively to the V_{DD} and V_{PP} pins. The table below shows the operating modes available by the MD0 to MD3 pin setting in this mode. All the remaining pins are at the Vss potential by the pull-down resistor.

	Operating	Mode	Setting		Operating Mode		
V _{PP}	V _{DD}	MD0	MD1	MD2	MD3	Operating Mode	
		Н	L	Н	L	Program memory address zero-clear	
10.5.1/	0.14	L	Н	Н	Н	Write mode	
+12.5 V	+12.5 V +6 V		L	Н	Н	Verify mode	
		Н	х	Н	Н	Program inhibit mode	

X: L or H




4.2 PROGRAM MEMORY WRITING PROCEDURE

The program memory writing procedure is shown below. High-speed write is possible.

- (1) Pull down a pin which is not used to Vss via the resistor. The X1 pin is at the low level.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) 10 μ s wait.
- (4) The program memory address 0 clear mode.
- (5) Supply 6 V and 12.5 V respectively to VDD and VPP.
- (6) The program inhibit mode.
- (7) Write data in the 1-ms write mode.
- (8) The program inhibit mode.
- (9) The verify mode. If written, proceed to (10); if not written, repeat (7) to (9).
- (10) (Number of times written in (7) to (9): X) x 1-ms additional write.
- (11) The program inhibit mode.
- (12) Update (+1) the program memory address by inputting 4 pulses to the X1 pin.
- (13) Repeat (7) to (12) up to the last address.
- (14) The program memory address 0 clear mode.
- (15) Change the VDD and VPP pins voltage to 5 V.
- (16) Power off.

The diagram below shows the procedure of the above (2) to (12).






4.3 PROGRAM MEMORY READING PROCEDURE

The μ PD75P316B can read the content of the program memory in the following procedure. It reads in the verify mode.

- (1) Pull down a pin which is not used to Vss via the resistor. The X1 pin is at the low level.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) 10 μ s wait.
- (4) The program memory address 0 clear mode.
- (5) Supply 6 V and 12.5 V respectively to VDD and VPP.
- (6) The program inhibit mode.
- (7) The verify mode. If clock pulses are input to the X1 pin, data is output sequentially 1 address at a time at the period of inputting 4 pulses.
- (8) The program inhibit mode.
- (9) The program memory address 0 clear mode.
- (10) Change the VDD and VPP pins voltage to 5 V.
- (11) Power off.

The diagram below shows the procedure of the above (2) to (9).



4.4 ERASURE PROCEDURE (μPD75P316BKK-T ONLY)

The data programmed in the μ PD75P316B can be erased by exposure to ultraviolet radiation through the window in the top of the package.

Erasure is possible using ultraviolet light with a wavelength of approximately 250 nm. The exposure required for complete erasure is 15 W.s/cm² (UV intensity x erasure time).

Erasure takes aproximately 15 to 20 minutes using a commercially available UV lamp (254 nm wavelength, 12 mW/cm² intensity).

- Note 1. Program contents may also be erased by extended exposure to direct sunlight or fluorescent light.

 The contents should therefore be protected by masking the window in the top of the package with light-shielding film.
 - The light-shielding film provided with NEC's UV EPROM products should be used.
 - 2. Erasure should normally be carried out at a distance of 2.5 cm or less from the UV lamp.

Remarks The erasure time may be increased due to deterioration of the UV lamp or dirt on the package window.



5. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS		RATING	UNIT
Supply voltage	V _{DD}			-0.3 to + 7.0	V
Input voltage	VII	Except ports 4 & 5		-0.3 to $V_{DD} + 0.3$	V
mput voltage	Vı2	Ports 4 & 5		-0.3 to + 11	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	٧
Output current high		1 pin		-15	mA
	Іон	All pins	-30	mA	
		1 pin	Peak value	30	mA
			R.m.s. value	15	mA
Output august laur	1*	Total for ports 0, 2, 3, 5	Peak value	100	mA
Output current low	І он *		R.m.s. value	60	mA
		T	Peak value	100	mA
		Total for ports 4, 6, 7 R.m.s. value		60	mA
Operating temperature	Topt			-40 to + 85	°C
Storage temperature	Tstg			-65 to + 150	°C

^{*} The r.m.s. value should be calculated as follows [R.m.s. value] = [Peak value] $x\sqrt{Duty}$

Note Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, or even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

CAPACITANCE (Ta = 25 $^{\circ}$ C, V_{DD} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin				15	pF
Output capacitance	Соит	f=1 MHz Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю	·			15	pF



MAIN SYSTEM CLOCK OSCILLATOR O	CHARACTERISTICS ($T_a = -40 \text{ to } +85^{\circ}\text{C}$	$V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$

RESONATOR	RECOMENDED CONSTANT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ceramic	X1	Oscillation frequency (fxx)*1		1.0		5.0 *3	MHz
resonator*3	C1 C2	Oscillation stabilization time*2	After V_{DD} has reached MIN. of oscillation voltage range.			4	ms
	X1 X2 → □ □ → □ □ → □ □ → □ □ → □ □ → □ □ → □ □ → □ □ → □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	Oscillation frequency (fxx)*1		1.0	4.19	5.0 *3	MHz
Crystal*3	C1 + C2	Oscillation stabilization	V _{DD} =4.5 to 6.0 V			10	ms
	VDD	time*2				30	ms
External	X1 X2	X1 input frequency (fx)*1		1.0		5.0 *3	MHz
clock	μPD74HCU04	X1 input high-/low-level width (txH, txL)		100		500	ns

- * 1. The oscillation frequency and X1 input frequency are only indications of the oscillator characteristics. See the AC characteristics for instruction execution times.
 - 2. The oscillation stabilization time is the time required for oscillation to stabilize after VDD reaches the MIN. value of the oscillation voltage range, or the STOP mode is released.
 - 3. When the oscillation frequency is 4.19 MHz < fxx <= 5.0MHz, PCC = 0011 should not be selected as the instruction execution time. If PCC = 0011 is selected, one machine cycle will be less than 0.95 us, and the MIN. value of 0.95 us in the specification will not be achieved.

Note When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a dotted line to prevent the influence of wiring capacitance, etc.

- · The wiring should be kept as short as possible.
- · No other signal lines should be crossed. Keep away from lines carrying a high fluctuating current.
- The oscillator capacitor grounding point should always be at the same potential as VDD. Do not connect to a ground pattern carrying a high current.
- · A signal should not be taken from the oscillator.



SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = -40 to +85°C, VDD = 2.0 to 6.0 V)

RESONATOR	RECOMENDED CONSTANT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Crystal	XT1 XT2	Oscillation frequency (fxt)		32	32.768	35	kHz
resonator	C1 C2	Oscillation stabilization	V _{DD} =4.5 to 6.0 V		1.0	2	s
		time*				10	s
External	XT1 XT2	XT1 input frequency (f _{XT})		32		100	kHz
clock	Spell	XT1 input high-/low-level width (txth, txtl)		5		15	μs

* This is the time required for oscillation to stabilize after VDD reaches the MIN. value of the oscillation voltage range.

Note When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a dotted line to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
- No other signal lines should be crossed. Keep away from lines carrying a high fluctuating current.
- The oscillator capacitor grounding point should always be at the same potential as VDD. Do not connect to a ground pattern carrying a high current.
- A signal should not be taken from the oscillator.

The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to misoperation due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.



(1) $V_{DD}=2.7$ to 6.0 V

DC CHARACTERISTICS (Ta = -40 to +85 °C, V_{DD} = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST C	ONDITIONS	MIN.	TYP.	MAX.	UNIT
	V _{IH1}	Ports 2 and 3		0.7 V _{DD}		V _{DD}	V
Input voltage high Input voltage low Output voltage high Output voltage low	V _{IH2}	Ports 0, 1, 6, 7 and R	ESET	0.8 V _{DD}		V _{DD}	V
high	VIH3	Ports 4 and 5		0.7 V _{DD}		10	V
	VIH4	X1, X2, XT1		V _{DD} -0.5		V _{DD}	V
	V _{IL1}	Ports 2, 3, 4, 5		0		0.3 V _{DD}	V
	V _{IL2}	Ports 0, 1, 6, 7 and R	ESET	0		0.2 V _{DD}	V
	VIL3	X1, X2, XT1		0		0.4	V
	Vон1	Ports 0, 2, 3, 6, 7, and BIAS	V _{DD} = 4.5 to 6.0 V I _{OH} = -1 mA	V _{DD} -1.0			V
Output voltage		and biAS	Іон = -100 μΑ	V _{DD} -0.5			V
	V _{OH2}	BP0 to BP7	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ $I_{OH} = -100 \ \mu\text{A}$	V _{DD} -2.0			V
		(with 2 lon outputs)	Іон = −30 μА	V _{DD} -1.0			V
			Ports 3, 4, 5 VDD = 4.5 to 6.0 V IOL = 15 mA		0.7	2.0	V
	V _{OL1}	Ports 0, 2, 3, 4, 5, 6, 7	V _{DD} = 4.5 to 6.0 V lo _L = 1.6 mA			0.4	V
			IοL = 400 μA			0.5	V
TOW		SB0, 1	Open-drain pull-up resistor \geq 1 k Ω			0.2 V _{DD}	V
	Vol2	BP0 to BP7	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ $I_{OL} = 100 \ \mu\text{A}$			1.0	V
		(with 2 loL outputs)	IoL = 50 μA			1.0	V
	IL1H1	V V	Other than below			3	μΑ
Input leakage current high	ILIH2	$V_{IN} = V_{DD}$	X1, X2, XT1			20	μΑ
	Іпнз	VIN = 10 V	Ports 4 and 5			20	μΑ
Input leakage	ILIL1	Vin = 0 V	Other than below			-3	μΑ
current low	ILIL2	V IN = U V	X1, X2, XT1			-20	μΑ
Output leakage	Ігон1	Vout = Vdd	Other than below			3	μΑ
current high	Ігон2	Vout = 10 V	Ports 4 and 5			20	μΑ
Output leakage current low	ILOL	Vout = 0 V				-3	μΑ



DC CHARACTERISTICS (Ta = -40 to +85 °C, V_{DD} = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST C	CONDITIO	NS		MIN.	TYP.	MAX.	UNIT
Internal pull-up	В	Ports 0, 1, 2, 3, 6, 7	V _{DD} = 5	.0 V	±10%	15	40	80	kΩ
resistor	R∟	(Except P00) VIN = 0 V	$V_{DD} = 3.0 \text{ V} \pm 10\%$		30		200	kΩ	
LCD drive voltage	VLCD					2.0		V _{DD}	V
LCD output voltage deviation*1 (common)	Vodc	Io = ±5 μA	$V_{\text{LCD0}} = V_{\text{LCD}}$ $V_{\text{LCD1}} = V_{\text{LCD}} \times 2/3$ $V_{\text{LCD2}} = V_{\text{LCD}} \times 1/3$ $2.7 \text{ V} \leq V_{\text{LCD}} \leq V_{\text{DD}}$		0		±0.2	V	
LCD output voltage deviation (segment)	Vods	Io = ±1 μA			0		±0.2	V	
	IDDI		V _{DD} = 5	V ±	10% *4		4.0	12	mA
	IDDI	4.19 MHz* 3 crystal oscillation	V _{DD} = 3	V ±	10% *5		0.5	1.5	mA
lpp2		C1 = C2 = 22 pF	HALT	VD	D = 5 V ±10%		1	3	mA
IDD2			mode	VD	D = 3 V ±10%		300	900	μΑ
Supply current*2	IDD3	32 kHz* 6	V _{DD} = 3	V ±	10%		30	90	μΑ
	I _{DD4}	crystal oscillation	HALT mode	VD	D = 3 V ±10%		7	21	μΑ
			V _{DD} = 5	V ±	10%		1	25	μΑ
	I _{DD5}	XT1 = 0 V STOP mode	V _{DD} =				0.5	15	μΑ
			3 V ±10	%	Ta = 25 °C		0.5	5	μΑ


- * 1. The voltage deviation is the difference between the output voltage and the ideal value of the common output $(V_{LCDn}; n = 0, 1, 2)$.
 - 2. Excluding the current flowing in the internal pull-up resistor.
 - 3. Including the case where the subsystem clock is oscillated.
 - 4. When the processor clock control register (PCC) is set to 0011 for operation in high-speed mode.
 - 5. When PCC is set to 0000 for operation in low-speed mode.
 - **6.** When the system clock control register (SCC) is set to 1001, main system clock oscillation is stopped, and the device is operated on the subsystem clock.



AC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST C	ONDITIONS	MIN.	TYP.	MAX.	UNIT
CPU clock cycle time*1		Operating on main	V _{DD} = 4.5 to 6.0 V	0.95		64	μs
(minimum instruction	tcy	system clock		3.8		64	μs
execution time = 1 machine cycle)		Operating on subsystem clock		114	122	125	μs
TI0 input	fтı	V _{DD} = 4.5 to 6.0 V		0		1	MHz
frequency	ITI			0		275	kHz
TI0 input high-/low-	tтıн,	V _{DD} = 4.5 to 6.0 V		0.48			μs
level width	t TIL			1.8			μs
Interrupt input		INT0		*2			μs
high-/low-level	tinth, tintl	INT1, 2, 4		10			μs
		KR0 to KR7		10			μs
RESET low-level width	trsl			10			μs

- * 1. The CPU clock (Φ) cycle time (minimum instruction execution time) is determined by the oscillation frequency of the connected resonator, the system clock control register (SCC), and the processor control register (PCC). The graph on the right shows the characteristic of the cycle time tcy against the supply current VDD in the case of main system clock operation.
 - 2. 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).





SERIAL TRANSFER OPERATIONS

2-Wired and 3-Wired Serial I/O Modes (SCK ... Internal clock output): (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST	cc	ONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tkcy1	V _{DD} = 4.5 to 6.0 V			1600			ns
SCR cycle time	LKCY1				3800			ns
SCK high-/low-level	t KL1	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$			tксү1/2-50			ns
width	tкн1				tксү1/2-150			ns
SI setup time (to SCK1)	tsıkı				150			ns
SI hold time (from SCK1)	tksi1				400			ns
SO output delay time	tkso1	RL = 1 kΩ,	*	V _{DD} = 4.5 to 6.0 V			250	ns
from SCK	LKSU1	C _L = 100 pF					1000	ns

2-Wired and 3-Wired Serial I/O Modes (\overline{SCK} ... External clock input): (Ta = -40 to +85 °C, \overline{VDD} = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST (CONDITIONS	MIN.	TYP.	MAX.	UNIT
CCV avalatima		V _{DD} = 4.5 to 6.0 V		800			ns
SCK cycle time	tKCY2			3200			ns
SCK high-/low-level	tĸL2	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		400			ns
width	tĸH2			1600			ns
SI setup time (to SCK1)	tsık2			100			ns
SI hold time (from SCK ↑)	tks12			400			ns
SO output		* RL = 1 kΩ,	V _{DD} = 4.5 to 6.0 V			300	ns
delay <u>tim</u> e from SCK↓	t KS02	C _L = 100 pF				1000	ns

^{*} RL and CL are the SO output line load resistance and load capacitance.



SBI Mode (SCK ... Internal clock output (Master)): (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST (C	ONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	t ксуз	V _{DD} = 4.5 to 6.0 V			1600			ns
SCK cycle time	LKCY3				3800			ns
SCK high-/low-level	tкıз	V _{DD} = 4.5 to 6.0 V			tксүз/2-50			ns
width	tкнз				tксүз/2-150			ns
SB0, 1 setup time (to SCK ↑)	tsık3				150			ns
SB0, 1 hold time (from SCK ↑)	tкsіз				tксүз/2			ns
SB0, 1 output		RL = 1 kΩ, *		$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	0		250	ns
delay time from SCK ↓	tkso3	C _L = 100 pF			0		1000	ns
SB0, 1 ↓ from SCK ↑	tкsв		•		tксүз			ns
SCK from SB0, 1 ↓	tsвк				tксүз			ns
SB0, 1 low-level width	t sBL				t ксүз			ns
SB0, 1 high-level width	tsвн				tксүз			ns

SBI Mode (\overline{SCK} ... External clock input (Slave)): (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST	C	ONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time		V _{DD} = 4.5 to 6.0 V			800			ns
SCR Cycle time	tkcy4				3200			ns
SCK high-/low-level	tĸL4	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$			400			ns
width	t кн4				1600			ns
SB0, 1 setup time (to SCK ↑)	tsik4				100			ns
SB0, 1 <u>hol</u> d time (from SCK ↑)	tksi4				tксү4/2			ns
SB0, 1 output		$R_L = 1 k\Omega$, *		$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	0		300	ns
delay time from SCK ↓	tkso4	C _L = 100 pF			0		1000	ns
SB0, 1 ↓ from SCK ↑	tкsв				tkcy4			ns
SCK ↓ from SB0, 1 ↓	tsвк				tkcy4			ns
SB0, 1 low-level width	t sbl				tkcy4			ns
SB0, 1 high-level width	tsвн				tkcy4			ns

^{*} RL and CL are the SB0, 1 output line load resistance and load capacitance.



(2) $V_{DD}=2.7 \text{ to } 6.0 \text{ V}$

DC CHARACTERISTICS (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST C	ONDITIONS	MIN.	TYP.	MAX.	UNIT
	V _{IH1}	Ports 2 and 3		0.8 V _{DD}		V _{DD}	V
Input voltage	V _{IH2}	Ports 0, 1, 6, 7 and F	RESET	0.8 V _{DD}		V _{DD}	٧
high	VIH3	Ports 4 and 5		0.8V _{DD}		10	٧
	V _{IH4}	X1, X2, XT1		V _{DD} -0.3		V _{DD}	٧
	V _{IL1}	Ports 2, 3, 4, 5		0		0.2 V _{DD}	٧
Input voltage low	V _{IL2}	Ports 0, 1, 6, 7 and F	RESET	0		0.2 V _{DD}	٧
	V _{IL3}	X1, X2, XT1		0		0.25	V
Output voltage	V _{OH1}	Ports 0, 2, 3, 6, 7 and BIAS	Іон = -100 μΑ	V _{DD} -0.5			V
high	Voн2	BP0 to BP7 (with 2 Іон outputs)	Іон = −10 μΑ	V _{DD} -0.4			V
	.,	Ports 0, 2, 3, 4, 5 6, 7	IoL = 400 μA			0.5	٧
Output voltage low	V _{OL1}	SB0, 1	Open–drain, pull-up resistor \geq 1 k Ω			0.2 V _{DD}	٧
	V _{OL2}	BP0 to BP7 (with 2 loL outputs)	IoL = 10 μA			0.4	٧
	ILIH1	.,	Other than below			3	μΑ
Input leakage current high	ILIH2	$V_{IN} = V_{DD}$	X1, X2, XT1			20	μΑ
	Ілнз	VIN = 10 V	Ports 4 and 5			20	μΑ
Input leakage	ILIL1		Other than below			-3	μΑ
current low	ILIL2	VIN = 0 V	X1, X2, XT1			-20	μΑ
Output leakage	Ісон1	Vout = VDD	Other than below			3	μΑ
current high	ILOH2	Vout = 10 V	Ports 4 and 5			20	μΑ
Output leadage current low	Ігог	Vout = 0 V				-3	μΑ
Internal pull-up resistor	R∟	Ports 0, 1, 2, 3, 6, 7 (Except P00) V _{IN} = 0 V	V _{DD} = 2.5 V ±10%	50		600	kΩ
LCD drive voltage	VLCD			2.0		V _{DD}	>



DC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST (CONDIT	IONS		MIN.	TYP.	MAX.	UNIT
LCD output voltage deviation *1 (common)	Vodc	Io = ±5 μA	VLCD1 =	$\begin{array}{l} V_{\text{LCDO}} = V_{\text{LCD}} \\ V_{\text{LCD1}} = V_{\text{LCD}} \times 2/3 \\ V_{\text{LCD2}} = V_{\text{LCD}} \times 1/3 \\ 2.0 \ V \leq V_{\text{LCD}} \leq V_{\text{DD}} \end{array}$		0		±0.2	V
LCD output voltage deviation (segment)	Vods	Io = ±1 μA				0		±0.2	V
	Ippi		V _{DD} = 3	VDD = 3 V ±10%*4			0.5	1.5	mA
	IDDI	4.19 MHz*3 crystal oscillation	V _{DD} = 2	V _{DD} = 2.5 V ±10%*4			0.4	1.2	mA
		C1 = C2 = 22 pF low-speed mode	HALT	V _{DD} = 3	3 V ±10%		300	900	μΑ
	I _{DD2}		mode	V _{DD} = 2	2.5 V ±10%		200	600	μΑ
			V _{DD} = 3 V ±10%				40	90	μΑ
Supply current*2	IDD3	32 kHz* 5	V _{DD} = 3	2.5 V ±10)%		25	75	μΑ
		crystal oscillation	HALT	V _{DD} = 3	3 V ±10%		7	21	μΑ
	I _{DD4}		mode	V _{DD} = 2	2.5 V ±10%		4	12	μΑ
							0.5	15	μΑ
		XT1 = 0 V	V DD = 3	3 V ±10%	Ta = 25°C		0.5	5	μΑ
	I _{DD5}	STOP mode	V _{DD} = 2	2.5 V			0.4	15	μΑ
			±10%		Ta = 25°C		0.4	5	μΑ


- * 1. The voltage deviation is the difference between the output voltage and the ideal value of the common output (VLCDn; n = 0, 1, 2).
 - 2. Excluding the current flowing in the internal pull-up resistor.
 - 3. Including the case where the subsystem clock is oscillated.
 - 4. When PCC is set to 0000 for operation in low-speed mode.
 - **5.** When the system clock control register (SCC) is set to 1001, main system clock oscillation is stopped, and the device is operated on the subsystem clock.



AC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST C	CONDITIONS	MIN.	TYP.	MAX.	UNIT
			V _{DD} = 2.7 to 6.0 V	3.8		64	μs
CPU clock cycle time		Operating on main	V _{DD} = 2.0 to 6.0 V	5		64	μs
(minimum instruction execution time = 1 machine	tcy	system clock	Ta = -40 to + 60 °C V _{DD} = 2.2 to 6.0 V	3.4		64	μs
cycle)*1		Operating on subsystem clock		114	122	125	μs
TI0 input frequency	fтı			0		275	kHz
TI0 input high-/low- level width	tтін, tтіL			1.8			μs
		INT0		*2			μs
Interrupt input high-/low-level	tinth, tintl	INT1, 2, 4		10			μs
width		KR0 to KR7		10			μs
RESET low-level width	trsl			10			μs

- * 1. The CPU clock (\$\Phi\$) cycle time (minimum instruction execution time) is determined by the oscillation frequency of the connected resonator, the system clock control register (SCC), and the processor clock control register (PCC).
 The graph on the right shows the characteristic
 - of the cycle time tcy against the supply current V_{DD} in the case of main system clock operation.
 - 2. 2tcy or 128/fx depending on the setting of the interrupt mode register (IMO).





SERIAL TRANSFER OPERATIONS

2-Wired and 3-Wired Serial I/O Mode (SCK ... Internal clock output): (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST (CONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tkcy1	V _{DD} = 4.5 to 6.0 V		1600			ns
SCR cycle time	LKCY1			3800			ns
SCK high-/low-	t _{KL1}	t _{KL1} V _{DD} = 4.5 to 6.0 V		tксу1/2-50			ns
level width	t кн1			tксү1/2-150			ns
SI setup time (to SCK ↑)	tsıĸı						ns
SI hold time (from SCK ↑)	tksı1						ns
SO output		Rι = 1 kΩ,	V _{DD} = 4.5 to 6.0 V			250	ns
delay <u>time</u> from SCK↓	tkso1	C _L = 100 pF*				1000	ns

2-Wired and 3-Wired Serial I/O Mode (\overline{SCK} ... External clock input): (Ta = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST C	MIN.	TYP.	MAX.	UNIT		
CCK avalations		V _{DD} = 4.5 to 6.0 V		800			ns	
SCK cycle time	tkcy2			3200			ns	
SCK high-/low-	t _{KL2} V _{DD} = 4.5 to 6.0 V			400			ns	
level width	tĸH2			1600			ns	
SI setup time (to SCK1)	tsık2		100			ns		
SI hold time (from SCK↑)	tksi2						ns	
SO output		$R_L = 1 k\Omega$.	V _{DD} = 4.5 to 6.0 V			300	ns	
delay <u>time</u> from SCK↓	t ks02	$R_L = 1 \text{ k}\Omega$, $C_L = 100 \text{ pF*}$	C _L = 100 pF*				1000	ns

^{*} RL and CL are the SO output line load resistance and load capacitance.



SBI Mode (SCK ... Internal clock output (Master)): (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST C	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tксуз	V _{DD} = 4.5 to 6.0 V		1600			ns
SCK cycle time	LKCY3			3800			ns
SCK high-/low-	t ĸĿ3	V _{DD} = 4.5 to 6.0 V		tксүз/2-50			ns
level width	tкнз			tксүз/2-150			ns
SB0, 1 setup time (to SCK1)	t sık3			250			ns
SB0, 1 hold_ time (from SCK↑)	tкsіз			tксүз/2			ns
SB0, 1 output delay time	tkso3	Rι = 1 kΩ,	V _{DD} = 4.5 to 6.0 V	0		250	ns
from SCK	LKS03	C _L = 100 pF*		0		1000	ns
SB0, 1 ↓ from SCK↑	tкsв			tксүз			ns
SCK from SB0, 1↓	tsвк			tксуз			ns
SB0, 1 low-level width	tsbl			t ксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

SBI Mode (SCK ... External clock input (Slave)): (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST (CONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tkcy4	V _{DD} = 4.5 to 6.0 V		800			ns
,	LKCY4			3200			ns
SCK high-/low-	tKL4	V _{DD} = 4.5 to 6.0 V		400			ns
level width	tkH4			1600			ns
SB0, 1 setup time (to SCK ↑)	tsıĸ4			100			ns
SB0, 1 hold time (from SCK ↑)	tksi4			tксү4/2			ns
SB0, 1		R _L = 1 kΩ,	V _{DD} = 4.5 to 6.0 V	0		300	ns
output delay time from SCK ↓	tkso4	C _L = 100 pF*		0		1000	ns
SB0, 1 ↓ from SCK ↑	tкsв			tkcy4			ns
SCK↓ from SB0, 1↓	tsвк			tkcy4			ns
SB0, 1 low-level width	tsbl			tkcy4			ns
SB0, 1 high-level width	tsвн			tkcy4			ns


^{*} R_L and C_L are the SBO, 1 output line load resistance and load capacitance.




AC Timing Test Points (Except X1 and XT1 inputs)




Clock Timings






TI0 Timing






Serial Transfer Timing

3-wired serial I/O mode:




2-wired serial I/O mode:






Serial Transfer Timing


Bus release signal transfer:




Command signal transfer:



Interrupt Input Timing



RESET Input Timing





DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 °C)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention supply voltage	V _{DDDR}		2.0		6.0	٧
Data retention supply current*1	Idddr	VDDDR = 2.0 V		0.3	15	μΑ
Release signal setting time	tsrel		0			μs
Oscillation stabilization	.	Release by RESET		2 ¹⁷ /fx		ms
wait time*2	twait	Release by interrupt request		*3		ms

- * 1. Excluding current flowing in the internal pull-up resistor.
 - 2. The oscillation stabilization time is the time during which the CPU operation is stopped to prevent unstable operation when oscillation is started.
 - 3. Depends on the basic interval timer mode register (BTM) setting (see table below).


втм3	BTM2	BTM1	BTM0	WAIT TIME (Figure in () is for fx = 4.19 MHz)
_	0	0	0	2 ²⁰ /fx (Approx. 250 ms)
_	0	1	1	2 ¹⁷ /fx (Approx. 31.3 ms)
_	1	0	1	2 ¹⁵ /fx (Approx. 7.82 ms)
_	1	1	1	2 ¹³ /fx (Approx. 1.95 ms)



Data Retention Timing (STOP mode release by RESET)



Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)





DC PROGRAMMING CHARACTERISTICS (Ta = 25 \pm 5 $^{\circ}$ C, Vdd = 6.0 \pm 0.25 V, Vpp = 12.5 \pm 0.3 V, Vss = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage	V _{IH1}	Except X1, X2	0.7 V _{DD}		V _{DD}	V
high	V _{IH2}	X1, X2	V _{DD} -0.5		V _{DD}	٧
Input voltage	V _{IL1}	Except X1, X2	0		0.3 V _{DD}	٧
low	V _{IL2}	X1, X2	0		0.4	V
Input leakage current	IL1	VIN = VIL OF VIH			10	μΑ
Output voltage high	Vон	Iон = −1 mA	V _{DD} -1.0			٧
Outputvoltage low	Vон	IoL = 1.6 mA			0.4	V
V _{DD} supply current	loo				30	mA
V _{DD} supply current	 PP	MD0 = VIL, MDI = VIH			30	mA

Note 1. Ensure that VPP does not exced +13.5 V including overshoot.

2. VDD must be applied before VPP, and cut after VPP.



DC PROGRAMMING CHARACTERISTICS (Ta = 25 \pm 5 $^{\circ}$ C, Vdd = 6.0 \pm 0.25 V, Vpp = 12.5 \pm 0.3 V, Vss = 0 V)


PARAMETER	SYMBOL	*1	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time*2 (to MD0↓)	tas	tas		2			μs
MD1 setup time (to MD0↓)	t _{M1S}	toes		2			μs
Data setup time (to MD0↓)	tos	tos		2			μs
Address hold time*2 (from MD0 [↑])	t AH	t AH		2			μs
Data hold time (from MD0↑)	tон	tон		2			μs
Data output float delay time from MD0↑	t DF	t DF		0		130	ns
V _{PP} setup time (to MD3↑)	tvps	tvps		2			μs
V _{DD} setup time (to MD3↑)	tvds	tvcs		2			μs
Initial program pulse width	tpw	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD0 setup time (to MD1 [↑])	tмоs	tces		2			μs
Data output delay time from MD0↓	tov	tov	MD0=MD1=VIL			1	μs
MD1 hold time (from MD0↑)	t м1н	t oeh		2			μs
MD1 recovery time (from MD0↓)	t M1R	tor	tm1H+tm1R ≥ 50 μs	2			μs
Program counter reset time	t PCR	_		10			μs
X1 input high-/low-level width	tхн, tхL	_		0.125			μs
X1 input frequency	fx	_				4.19	MHz
Initial mode setting time	tı	_		2			μs
MD3 setup time (to MD11)	tмзs	_		2			μs
MD3 hold time (from MD1↓)	tмзн	_		2			μs
MD3 setup time (to MD0↓)	tмзsr	_	Program memory read	2			μs
Data output delay time from address*2	t DAD	tacc	Program memory read	2			μs
Data output hold time from address*2	thad	tон	Program memory read	0		130	μs
MD3 hold time (from MD0 [↑])	tмзнк		Program memory read	2			μs
Data output float delay time from MD3↓	t DFR	_	Program memory read	2			μs

^{* 1.} Symbol of corresponding μ PD27C256A


^{2.} The internal address signal is incremented by 1 on the 4th rise of the X1 input, and is not connected to a pin.



Program Memory Write Timing




Program Memory Read Timing






6. PACKAGE INFORMATION

80 PIN PLASTIC QFP (□14)



detail of lead end



NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S80GC-65-3B9-3


ITEM	MILLIMETERS	INCHES
А	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	0.551+0.009
D	17.2±0.4	0.677±0.016
F	0.8	0.031
G	0.8	0.031
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10} _{-0.05}	0.006+0.004
Ν	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.


NEC

80 PIN PLASTIC TQFP (FINE PITCH) (\square 12)



Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.






ITEM	MILLIMETERS	INCHES
Α	14.0±0.2	$0.551^{+0.009}_{-0.008}$
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.0±0.2	0.551 ^{+0.009} _{-0.008}
F	1.25	0.049
G	1.25	0.049
Н	0.22+0.05	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	0.145 ^{+0.055} _{-0.045}	0.006±0.002
N	0.10	0.004
P	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.
		P80GK-50-BE9-4



80 PIN CERAMIC WQFN



NOTE

Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	14.0±0.2	0.551±0.008
В	13.6	0.535
С	13.6	0.535
D	14.0±0.2	0.551±0.008
F	1.84	0.072
G	3.6 MAX.	0.142 MAX.
I	0.45±0.10	0.018+0.004
I	0.06	0.003
J	0.65 (T.P.)	0.024 (T.P.)
K	1.0±0.15	0.039 ^{+0.007} _{-0.006}
Q	C 0.3	C 0.012
R	0.825	0.032
S	0.825	0.032
Т	R 2.0	R 0.079
U	9.0	0.354
U1	2.1	0.083
W	0.75±0.15	0.030+0.006
Z	0.10	0.004

7. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions for the surface mounting type, refer to the information document "Surface Mount Technology Manual (IEI 1207)".

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 7-1 Recommended Soldering Conditions

μ PD75P316BGC-3B9: 80-Pin Plastic QFP (\square 14 mm)

Soldering Method	Recommended Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C; Duration: 30 sec. max. (at 210°C or above); Number of times: once;	IR35-00-1
Pin part heating	Pin part temperature: 300°C max.; Duration: 3 sec. max. (per device side)	_

µPD75P316BGK-BE9: 80-Pin Plastic QFP (□12 mm)

Soldering Method	Recommended Soldering Conditions	Recommended Condition Symbol
Duration: 30 sec. max. Infrared reflow at 125°C)	Package peak temperature: 235°C; (at 210°C or above); Number of times: once; Timelimit: 7 days*(thereafter 10 hours prebaking required	IR35-00-1
Pin part heating	Pin part temperature: 300°C max.; Duration: 3 sec. max. (per device side)	_

^{*} For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the $\mu PD75P316B$.

Hardware	IE-75000-R* 1 IE-75001-R		75X series in-circuit emulator
	IE-7500-R-EM*2		Emulation board for IE-75000-R and IE-75001-R
	EP-75308BGC-R		Emulation probe for μ PD75P316BGC.
		EV-9200GC-80	Provided with EV-9200GC-80, 80-pin conversion socket.
	EP-75308BGK-R		μPD75P316BGK emulation probe.
		EV-9500GK-80	Provided with EV-9200GK-80, 80-pin conversion socket.
	PG-1500		PROM programmer
	PA-75P316BGC		μPD75P316BGC programmer adapter. Connected with PG-1500.
	PA-75P316BGK		μPD75P316BGK programmer adapter. Connected with PG-1500.
Software	IE control program		Host Machine
	PG-1500 controller		PC-9800 series (MS-DOS™ Ver.3.30 to Ver.5.00A*3)
So	RA75X relocatable assembler		IBM PC/AT™ (PC DOS™ Ver.3.1)

- * 1. Maintenance product
 - 2. Not incorporated in the IE-75001-R.
 - 3. The task swap function, which is provided with Ver.5.00/5.00A, is not available with this software.

*



APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document Number	
User's Manual	IEM-5016	
Instruction Application Table	IEM-994	
Application Note	IEM-5035	
Application Note	IEM-5041	
75X Series Selection Guide	IF-151	

Development Tools Documents

Document Name		Document Number	
	IE-75000-R/IE-75001-R User's Manual		EEU-846
re	IE-75000-R-EM User's Manual		EEU-673
rdware	EP-75308BGC-R User's Manual		EEU-825
Har	EP-75308BGK-R User's Manual		EEU-838
	PG-1500 User's Manual	EEU-651	
oftware	RA75X Assembler Package User's Manual	Operation	EEU-731
	11/1/0// /tosombler / dokage Goel & Manadi	Language	EEU-730
So	PG-1500 Controller User's Manual		EEU-704

Other Documents

Document Name	Document Number	
Package Manual	IEI-635	
Surface Mount Technology Manual	IEI-1207	
Quality Grande on NEC Semiconductor Device	IEI-1209	
NEC Semiconductor Device Reliability & Quality Control	IEM-5068	
Electrostatic Discharge(ESD) Test	MEM-539	
Semiconductor Devices Quality Guarantee Guide	MEI-603	
Microcomputer Related Products Guide Other Manufacturers Volume	MEI-604	

* The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.

NEC μ PD75P316B

NEC μ PD75P316B

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment,

Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special : Automotive and Transportation equipment, Traffic control systems, Antidisaster systems,

Anticrime systems, etc.