Optical diag 版 504K供应商

PWM driver for CD and MD players

The BH6504K is a 4-channel PWM driver designed for CD and MD player motors and actuator drives. The power MOF-SET output stage allows for applications with low power consumption. This IC also has a charge pump circuit and standard operational amplifier (needed for power MOSFET gate drives), and so supports a wide spectrum of applications.

Applications

Portable CD players, MD players

Features

- 1) Low power consumption.
- 2) A minimum of attached components.
- Excellent gain precision because of the voltage feedback circuit.
- 4) Internal mute function for channel 1.

- 5) Allows for free-running and clock synchronization operation.
- 6) Internal standard operational amplifier.
- 7) Internal charge pump circuit for gate drive.
- 8) Switchable to doubled clock synchronization.

•Absolute maximum ratings (Ta = 25° C)

Parameter	Symbol	Limits	Unit
H bridge power supply voltage	Battery	7,0.0	V
Control circuit power supply voltage	Pre.Vcc	7	V
Predriver power supply voltage	VG (pin18)	7	V
Driver output current	lo 500		mA
Power dissipation	Pd	500* ¹	mW
Operating temperature	Topr	-30~+85	Ĉ
Storage temperature	Tstg	-55~+125	°


*1 Reduced by 5.0 mW for each increase in Ta of 1°C over 25°C.

Recommended operating conditions

			and the second se		
Parameter	Symbol	Min.	Тур.	Max.	Unit
H bridge power supply voltage	Battery	1.6	2.4	4.5	V
Control circuit power supply voltage	Pre.Vcc	2.7	3.0	4.5	V
Predriver power supply voltage*2	VG (pin18)	Battery +1.6	6.5	6.9	V
Ambient temperature	Ta	—10	25	70	Ĵ

When supplied from an external source without using the internal DC / DC convertor

Block diagram



BH6504K


BH6504K


Pin descriptions


Pin No.	Pin name	Function	Pin No.	Pin name	Function
1	CO3	Channel 3 voltage feedback filter	23	CO2	Channel 2 voltage feedback filter
2	BATT3	Power supply input	24	BATT2	Power supply input
3	OUT 3F	Channel 3 positive output	25	OUT 2R	Channel 2 negative output
4	POWGND	Power supply ground	26	POWGND	Power supply ground
5	OUT 3R	Channel 3 negative output	27	OUT 2F	Channel 2 positive output
6	BATT34	Power supply input	28	BATT12	Power supply input
7	OUT 4F	Channel 4 positive output	29	OUT 1R	Channel 1 negative output
8	POWGND	Power supply ground	30	POWGND	Power supply ground
9	OUT 4R	Channel 4 negative output	31	OUT 1F	Channel 1 positive output
10	BATT4	Power supply input	32	BATT1	Power supply input
11	CO4	Channel 4 voltage feedback filter	33	CO1	Channel 1 voltage feedback filter
12	D.GND	Predrive circuit supply ground	34	OP-	Negative input of the operational amplifier
13	ESP	Double-speed detection circuit	35	OP OUT	Operational amplifier output
14	PC	All-driver output mute	36	Pre.Vcc	Control circuit supply input
15	СТ	Triangular wave output	37	ERR2	Channel 2 control signal input
16	RT	Charge current setting	38	ERR1	Channel 1 control signal input
17	CLK	External clock synchronization input	39	VC	Reference voltage input
18	VG	Predrive circuit supply input	40	ERR3	Channel 3 control signal input
19	LG	Attached DC / DC converter connection	41	ERR4	Channel 4 control signal input
20	CN1	Channel 1 phase compensation filter	42	CN4	Channel 4 phase compensation filter
21	CN2	Channel 2 phase compensation filter	43	CN3	Channel 3 phase compensation filter
22	CH1MUTE	Channel 1 mute	44	Pre.GND	Control circuit supply ground

Note: positive and negative output of the driver is relative to the polarity of the input pins.

Input / output circuits







Pin name	Pin No.	Pin equivalent circuit
Pre.Vcc	36	Control circuit power supply pin
ERR2	37	Pre. Vcc
ERR1 ERR3 ERR4	38 40 41	Pre. Vcc 25k 40 41 777
VC	39	Pre. Vcc X4 39 5k 5k
Pre.GND	44	Control circuit ground pin

BH6504K

•Electrical characteristics

(unless otherwise noted, Ta = 25°C, Battery = 2.4V, Pre.Vcc = 3.0V, Vc = 1.5V, fcLk = 176.4kHz, RL = 8Ω -47µH)


Parameter		Symbol	Min.	Тур.	Max.	Unit	Conditions		
Stand	by current	lsт	-	-	3	μA	Pre.V∞=OFF		
Quiescent current dissipation		Icc1	-	4.5	9	mA	Including DC / DC converter coil curre		
Opera	ting current	Icc2	_	7	14	mA	4-channel drive Including DC / DC converter coil curre		
(PWM	driver〉								
	Output-on resistance	Ron	-	1.3	2.0	Ω	Sum of top and bottom on-resistance		
CH1	Input offset voltage	Voi	-5	0	5	mV			
СНЗ	Output offset voltage	Voo	-35	0	35	mV			
CH4	Voltage gain	GVC1-4	8.0	10.0	12.0	dB			
	Pos./neg. voltage gain differential	Gvc	-1.5	0	1.5	dB			
	Output ON resistance	Ron	-	1.3	2.0	Ω	Sum of top and bottom ON resistance		
	Input offset voltage	Voi	-5	0	5	mV			
CH2	Output offset voltage	Voo	-35	0	35	mV			
	Voltage gain	GVC1-4	18.0	20.0	22.0	dB			
	Pos./neg. voltage gain differential	Gvc	-1.5	0	1.5	dB			
(DC/	DC convertor*1>								
Outpu	t voltage	VG	6.1	6.5	6.9	V			
< Trian	gular wave generator $ angle$								
Free-r	unning oscillation frequency 1	fosc1	-	140	-	kHz			
Synch	ronization signal input frequency 11	fcLK11	75	88	100	kHz	ESP= "H" RT=39kΩ, CT=220pl		
Synch	ronization signal input frequency 12	fcLK12	150	176	200	kHz	ESP= "L"		
Free-r	unning oscillation frequency 2	fosc2	_	60	-	kHz			
Synch	ronization signal input frequency 21	fcLK21	38	44	50	kHz	ESP= "H" RT=39kΩ, CT=470pl		
Synch	ronization signal input frequency 22	fclk22	75	88	100	kHz	ESP= "L"		
Oper	ational amplifier $ angle$						· · · · · · · · · · · · · · · · · · ·		
Input b	bias current	BIAS	_	-	300	nA			
Input o	offset voltage	VOIOP	-5.5	0	5.5	mV			
Outpu	t high level voltage	Vонор	2.8	_	-	V	RL=OPEN		
Outpu	t low level voltage	VOLOP	-	_	0.2	V	RL=OPEN		
Outpu	t drive current (source)	lsou	0.3	0.5	-	mA	50Ω at GND		
Outpu	t drive current (sink)	Isin	1	3	-	mA	50Ω at Vcc		
Open loop voltage gain		Gvo	—	70	—	dB	V_{IN} =-75dBV, f=1kHz		
Slew rate		SR	_	0.5	-	V/µs			
(Conti	ol pin threshold>								
MUTE	1-ON level input voltage	VMTON	2.2	_	-	V			
MUTE	1-OFF level input voltage	VMTOFF	-	-	0.5	v			
PC-OI	V level input voltage	VPCON	2.2	-	-	V			
PC-O	FF level input voltage	VPCOFF	-	-	0.5	V			
ESP-C	N level input voltage	VESPON	2.2	-	-	v			
ESP-C	OFF level input voltage	VESPOFF	-	_	0.5	V			

ONot designed for radiation resistance.

*1 DC / DC converter circuit:

Pre.Vcc is raised to 6.5 V by attaching an inductance, Schottky barrier diode, and capacitor.

Measurement circuit



BH6504K

Measurement circuit switch tables

Parameter	VERR	IN	RL	Notes	Measurement point
lsт	OFF	OFF	OFF	Pre.Vcc=Vc=OPEN, Battery=2.4V	Iqpow
Icc1	OFF	OFF	OFF		
ICC2	±0.5V	ON	OFF	Simultaneous 4-channel input	IQPR

(PWM driver)

Parameter	Verr	IN	RL	Notes	Measurement point
Ron1~4	±1.5V	ON	ON	$R_{ON} = \frac{(Battery - V_01 \sim 4) \times RL}{V_01 \sim 4}$	Vo1~4
Voi	OFF	OFF	ON		Vo1~4, VIN
Voo	0V	ON	ON		Vo1~4
Gvc1~4	±0.1 ∼0.2	ON	ON	$G_{V}=20\log \left \frac{V_{0}1 \sim 4}{0.1} \right $	Vin
Gvc	—	—	_	Difference between Gvc+ and Gvc-	_

(DC/DC converter)

Parameter	VERR	IN	RL	Notes	Measurement point
Vg	OFF	OFF	OFF		VG

(Triangular wave generator)

Parameter	VERR	IN	RL	Notes	Measurement point
fosc1	OFF	OFF	OFF	No clock input, CT = 220 pF, verify triangular waveform	Pin 15 waveform
fcLK11	OFF	OFF	OFF	Clock = 88 kHz, CT = 220 pF, verify clock synchronization of triangular wave	Pin 15 waveform
fcLK12	OFF	OFF	OFF	Clock = 176 kHz, CT = 220 pF, verify clock synchronization of triangular wave	Pin 15 waveform
fosc2	OFF	OFF	OFF	No clock input, CT = 470 pF, verify triangular waveform	Pin 15 waveform
fcLK21	OFF	OFF	OFF	Clock = 44 kHz, CT = 470 pF, verify clock synchronization of triangular wave	Pin 15 waveform
fclк22	OFF	OFF	OFF	Clock = 88 kHz, CT = 470 pF, verify clock synchronization of triangular wave	Pin 15 waveform

$\langle Control pin threshold \rangle$

Parameter	Verr	IN	RL	Notes	Measurement point
VMT	±0.5V	ON	ON	Verify: No output from Vo1 at $V_{MT} = 2.2 V$	Vo1
VPC	±0.5V	ON	ON	Verify: No output from Vo1 through Vo4 at VPc = 2.2 V	Vo1~4
VESP	OFF	OFF	OFF	Verify: $V_{ESP} = 2.2 V$, pin 15 waveform is double the clock frequency	_

(Operational amplifier)

Parameter	VOP	OPIN	RLOP	Notes	Measurement point
BIAS	OFF	2	OFF	$Rf=1M\Omega, I_{BIAS}=\left \frac{VRf}{1M\Omega}\right $	VRF
VIOOP	OFF	2	OFF	$Rf=0\Omega$	Vio
Vонор	0V	2	OFF	Rf=30k Ω	VOOP1
Volop	3V	2	OFF	$Rf=30k\Omega$	VOOP1
lsou	OFF	2	GND	$Rf=0\Omega, I_{SOU}=\left \frac{V_{OOP}}{50\Omega}\right $	V00P1
Isin	OFF	2	Pre.Vcc	$Rf=0\Omega, \ I_{SIN}=\left \frac{Pre.Vcc-V_{OOP}}{50\Omega}\right $	V00P1
Gvo	_	1	OFF	$ Rf=OPEN, G_{VO}=20 \log \left \frac{V_{OOP2}}{-75 dBV} \right $	VOOP2
SR	_	1	OFF	$Rf = 30 \text{ k}\Omega$, input pulse wave = 0.5 Vp-p	Pin 35 waveform

Circuit operation

(1) PWM driver


This is an H bridge driver with four N-type FETs in the output stage. Output polarity and PWM duty vary in proportion to the input differential voltage between V_c, and to the absolute value. The load is direct-PWM-driven by the square wave with this varying duty. This is a voltage feedback driver and so delivers a constant gain regardless of battery voltage variation.


(2) DC/DC convertor

The DC/DC converter that generates the voltage needed to drive the FETs of the output-stage H bridge. Pre.Vcc is raised to 6.5V by attaching an inductance, Schottky barrier diode, and capacitor.

- (3) Triangular wave generator
- 1) Free-running oscillation

The free-running oscillation frequency of the triangular waves can be set with an attached resistor (Rt, between pin 16 and the ground) and capacitor (Ct, between pin 15 and the ground). The triangular wave has an amplitude of $3/5 \times \text{Pre.Vcc}$ at the top and V_F (approximately 0.7V) at the bottom. The ratio between rise time and fall time is 3: 1. Free-running frequency (ft) is determined with the following equation:






The triangular waveform during free-running oscillation

2) Clock synchronization

The triangular wave can be synchronized by inputting to the CLK pin (pin17) a pulse wave equal to $0-Pre.V_{CC}$ (Vp-p). The following precautions should be kept in mind:


• The amplitude of the triangular wave decreases as the clock frequency rises.



ESP= "L"

• The PWM driver is a voltage feedback driver, which should preclude any problems unless the setting is such that the triangular wave has an extremely small amplitude.

• As mentioned above, a capacitor and resistor are also required during clock synchronization.





Clock synchronous triangle waveform

3) Using the ESP pin

1. To operate the PWM driver at 176.4kHz

Mode	Clock input frequency	ESP input voltage	Driver operating frequency
Normal	88.2kHz	'H'	176.4kHz
Double speed	176.4kHz	'Ľ'	176.4kHz

2. To operate the PWM driver at 88.2kHz

Mode	Clock input frequency	ESP input voltage	Driver operating frequency
Normal	44.1kHz	'H'	88.2kHz
Double speed	88.2kHz	۲Ľ	88.2kHz

BH6504K

Application example





Fig. 2


Operation notes

Attach a bypass capacitor (roughly $1\mu F$) to the power supply, at the base of the IC.

Electrical characteristic curves



•External dimensions (Units: mm)



BH6504K