查询CD4014BE供应商

TEXAS INSTRUMENTS Data sheet acquired from Harris Semiconductor

SCHS024C - Revised October 2003

CMOS 8-Stage Static Shift Registers

High-Voltage Types (20-Volt Rating) CD4014B:


Synchronous Parallel or Serial Input/Serial Output

CD4021B:

Asynchronous Parallel Input or Synchronous Serial Input/Serial Output

CD4014B and CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014B. In the CD4021B serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CON-TROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.


The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).





Features:

- Medium-speed operation . . . 12 MHz (typ.) clock rate at VDD-VSS = 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
 Maximum input current of 1 µA at 18 V
- over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V 2 V at VDD = 10 V
 - 2.5 V at VDD = 10 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



,24小时加急出货

Applications:

- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register


RECOMMENDED OPERATING CONDITIONS AT T_A = 25°C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

专业PCB打样工厂


CD4014B, CD4021B Types


CHARACTERISTIC	V	LIN			
	V _{DD} (V)	Min.	Max.	UNITS	
Supply-Voltage Range (T _A = Full Package-Temperature Range)		3	18	SCVC	
Clock Pulse Width, tW	5 10 15	180 80 50	-	ns	
Clock Frequency, fCL	5 10 15	- - -	3 6 8.5	MHz	
Clock Rise and Fall Time, t _r CL, t _f CL	5 10 15	~	15 15 15	μs	
Set-up Time, t _s : Serial Input (ref. to CL)	5 10 15	120 80 60	TH	ns	
Parallel Inputs CD4014B (ref. to CL)	5 10 15	80 50 40	-	ns	
Parallel Inputs CD4021B (ref. to P/S)	5 10 15	50 30 20	-	ns	
Parallel/Serial Control CD4014B (ref. to CL)	5 10 15	180 80 60		ns	
Parallel/Serial Pulse Width, t _W (CD4021B)	5 10 15	160 80 50	`` 	ns	
Parallel/Serial Removal Time, [†] REM (CD4021B)	5 10 15	280 140 100		ns	

and the second second



 $\sigma_{\rm eff} = \sigma_{\rm eff} = - \kappa_{\rm eff} + \kappa_$





TRUTH TABLE - CD4021B






Fig. 2 - Logic diagram for CD4021B.

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal J	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}$ C to $+125^{\circ}$ C.	Derate Linearity at 12mW/ ^O C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Pack	(age Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Talo)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1:59 ± 0.79mm) from case for 10	9s max +265°C





TΠ

3

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 5 — Typical output high (source) current characteristics.

92CS-24320R3




Fig. 6 – Minimum output high (source) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS


CHARAC- TERISTIC	CON	DITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C						°C)	U N I T
	Vo	VIN	V _{DD}				+25			S	
	- (V) 🗄	(V)	(v)	-55	_40	+85	+125	Min.	Тур.	Max.	
Quiescent		0,5	5	5	5	150	150	_	0.04	5	
Device	-	0,10	10	10	10	300	300	-	0.04	10	μA
Current, I DD Max.	<u> </u>	0,15	15	20	20	600	600	-	0.04	20	
-00		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0,42	0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	1,
	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5		0.	.05	_	0	0.05	<u> </u>	
Low-Level,		0,10	.10		0.	.05	_	0	0.05		
V _{OL} Max.	-	0,15	15		0	.05	-	0	0.05	۱v	
Output	-	0,5	5	4.95				- 4.95	-5	-	
Voltage: High-Level,	_	0,10	10		9.	.95	9.95	10	_	-	
V _{OH} Min.	-	0,15	15	15 14.95			14.95	15	.—		
Input Low	0.5,4.5	· — .	5	1.5				-	-	1.5	
Voltage	1,9		10			3	-	_	3		
VIL Max.	1.5,13.5	-	15			-	_	4	$ _{v}$		
Input High	0.5,4.5	-	5	3.5				3.5	-	_	
Voltage,	1,9	-	10			7	_	-			
V _{IH} Min.	1.5,13.5	_	15			11	-	-			
Input Current I _{IN} Max.	_	0,18	18	±0.1 ±0.1 ±1 ±1				-	±10 ⁻⁵	±0.1	μA

-

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A=25°C, Input t_r,t_f=20 ns, CL=50 pF, RL=200 K Ω

	TEST CONDITIONS					
CHARACTERISTIC		V _{DD} (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time, ^t PLH ^{, t} PHL		5 10 15		160 80 60	320 160 120	ns
Transition Time, ^t THL ^{, t} TLH		5 10 15		100 50 40	200 100 80	ns
Maximum Clock Input Frequency, f _{CL}		5 10 15	3 6 8.5	6 12 17		MHz
Minimum Clock Pulse Width, t _W		5 10 15		90 40 25	180 80 50	ns
Clock Rise and Fall Time, t _r CL, t _f CL*		5 10 15	-		15 15 15	μs
Minimum Set-up Time, t _s : Serial Input (ref. to CL)		5 10 15	-	60 40 30	120 80 60	ns
Parallel Inputs CD4014B (ref. to CL)		5 10 15		40 25 20	80 50 40	ns
Parallel Inputs CD4021B (ref. to P/S)		5 10 15		25 15 10	50 30 20	ns
Parallel/Serial Control CD4014B (ref. to CL)		5 10 15	-	90 40 30	180 80 60	ns
Minimum Hold Time, t _H : Serial In, Parallel In, Parallel/Serial Control		5 10 15			0	ns
Minimum P/S Pulse Width, ^t WH (CD4021B)		5 10 15	-	80 40 25	160 80 50	ns
Minimum P/S Removal Time, ^t REM CD4021B (ref. to CL)		5 10 15	_ _ _	140 70 50	280 140 100	ns
Average Input Capacitance, C	Any	nput	_	5	7.5	ρF

* If more than one unit is cascaded trCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.



AMBIENT TEMPERATURE (TA)+25*C

as a function of clock input frequency.






Fig. 10 - Dynamic power dissipation test circuit.





ŝ




Fig. 13 — Input current test circuit.

90 | ıo 50 60 | 94 83-80 11. 10163 12: 13 15 70 60· ю 50-80- 88 (2.032-2.235) 40 30-20ю 5 . 0 4-10 Dimensions and pad layout for CD4014BH (CD4021 BH is identical) 91-99 (2.312-2.514) 92CM-29870

Dimensions in perentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

. .



PACKAGE OPTION ADDENDUM

28-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
CD4014BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4014BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4014BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4014BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4014BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4014BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4014BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4014BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4021BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4021BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4021BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4021BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4021BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4021BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4021BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4021BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4021BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
JM38510/05754BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

28-Feb-2005

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated