
查询BP1042供应商



## BP1042 70 MHz SAW Filter



- Designed for CDMA Receiver IF Applications
- Simple External Impedance Matching
- Hermetic Metal DIP
- Unbalanced Input and Output
- Complies with Directive 2002/95/EC (RoHS)



Characteristic		Sym	Min	Тур	Max	Units	Notes
Nominal Center	Frequency	fc		70.000		MHz	1
Passband	Insertion Loss at fc	IL		22	28	dB	372
	1 dB Passband	BW <sub>1</sub>	±455	±500	35	kHz	1, 2
	3 dB Passband	$BW_3$	±550	±600	Sec. 1	0720	
	Group Delay Variation over fc ±550 kHz	GDV		150	175	NS <sub>P-P</sub>	
	Phase Linearity over fc ±550 kHz	199		4	5	°P-P	
Rejection	At fc ±1.0 MHz	WIFE	40	45		dB	1, 2, 3
	Ultimate from 1 MHz to 105 MHz	101-20	40	50			
Operating Temp	perature Range	TA	-25		+85	°C	1

Impedance Matching to 50 $\Omega$ unbalanced	External L-C
Suggested Matching Network Impedance at Port 1	375 nH in parallel with 310 $\Omega$
Suggested Matching Network Impedance at Port 2	240 nH in parallel with 320 $\Omega$
Case Style	DIP14L-8 22.1 x 12.6 mm Nominal Footprint
Lid Symbolization (RR = run code, LL = lot code)	RFM BP1042 RRLL

## **Absolute Maximum Ratings**

Rating	Value	Units
Maximum Incident Power in Passband	+10	dBm
Max. DC voltage between any 2 terminals	30	VDC
Storage Temperature Range	-40 to +85	°C
Max Soldering Temperature	260°C for	30 s
Suitable for lead-free Solder	ing	

## Electrical Connections (See note 3)

Connection	Terminals
Port 1 Hot	7
Port 1 Gnd Return	9
Port 2 Hot	14
Port 2 Gnd Return	2
No Connection	1, 8
Case Ground	2, 9 & All others

Notes:


Unless noted otherwise, all specifications apply over the operating temperature range with filter soldered to the specified 1. demonstration board with impedance matching to 50  $\Omega$  and measured with 50  $\Omega$  network analyzer.

- 2. Unless noted otherwise, all frequency specifications are referenced to the nominal center frequency, fc.
- Rejection is measured as attenuation below the minimum IL point in the passband. Rejection in final user application is 3. dependent on PCB layout and external impedance matching design. See Application Note No. 42 for details. All "NC" or "no connection pins should be grounded.
- 4. "LRIP" or "L" after the part number indicates "low rate initial production" and "ENG" or "E" indicates "engineering prototypes." 5.
- The design, manufacturing process, and specifications of this filter are subject to change.
- Either Port 1 or Port 2 may be used for either input or output in the design. However, impedances and impedance matching 6. may vary between Port 1 and Port 2, so that the filter must always be installed in one direction per the circuit design. 7. US and international patents may apply.
- RFM, stylized RFM logo, and RF Monolithics, Inc. are registered trademarks of RF Monolithics, Inc. 8.
- ©Copyright 1999, RF Monolithics Inc. 9.
- Electrostatic Sensitive Device. Observe precautions for handling. 10.



Phone: +1(972)233-2903 Fax: +1(972)387-8148 e-mail: info@rfm.com







Phone: +1(972)233-2903 Fax: +1(972)387-8148 e-mail: <u>info@rfm.com</u>



## Metal 8-Pin DIP in 14-Pin (Long) Configuration 22.1 x 12.6 mm Nominal Footprint



Dimension		mm			Inches	
Dimension	Min	Nom	Max	Min	Nom	Max
A		22.10	22.50		0.870	0.886
В		12.55	13.00		0.494	0.512
С		3.56	3.81		0.140	0.150
D	0.41	0.48	0.51	0.016	0.019	0.020
E		0.89			0.035	
F		7.62			0.300	
G		15.24			0.600	
K	3.30	3.81	6.73	0.130	0.150	0.265
L	1.37	1.45	1.52	0.054	0.057	0.060
Р		2.54			0.100	
R		1.60			0.063	





Ì		D	
	RF Monolithics, Inc. DALLAS, TEXAS 75244	DRAWN BY/DATE:	
	Mo	BY/DA	
	noli S, TE	TE:	
	Monolithics, I DALLAS, TEXAS 75244	_	
	<b>S,  </b> 75244	J. LAYTON	
	lnc.	YTON	
		$\angle$	
	0	C	
	ОНЕСКЕ	)5/0	
	CHECKED/APPROVED	05/01/96	
	ROVED	0,	
		TITLE:	
	CODE IDENT		
	DWG. NO.	DEN	
	BP	0	
	104	PCB	
	2(DI	, Bf	
	BP1042(DEMO)	DEMO PCB, BP1042	
		12	
	A SHEE 1/		
	SHEE		

	თ	4	3	2	1	SEQ
	2	-1	_1	2	-1	QTY
	500-0127-102	500-0010-271	500-0010-331	500-0248-001	400-0846-001	RFM P/N
	RES, C.COMP, 1.0 k, .25W	IND, CHIP 270 nH	IND, CHIP 330 nH	CONN, COAX, FLANGE MT. JACK	14 PIN PCB	DESCRIP TION
	R1,2	L2	L1	J1,2	PCB	REF DES
	±5%	±10%,	±10%,			REFERENCE/ COMMENTS

BILL OF MATERIALS


REV	ECN NO.	DESCRIP TION	APP/DA <sup>-</sup>
A	4571	INITIAL RELEASE	







A REV		CODE IDENT	A SIZE	RF Monolithics, Inc. Dallas, texas 75244
°LОТ.	; TO BE TUNED TO. EVE PROPER TUNING ND TOLERANCES ON EACH P	RE DEVICE IS DER TO ACHI NT VALUES A	PLOTS A & B SHOW PLACE ON SMITH CHART WHERE DEVICE IS TO BE TUNED TO. PLOT #C IS TO BE DELIVERED WITH EACH DEMO. THE TUNING COMPONENT VALUES MAY VARY IN ORDER TO ACHIEVE PROPER TUNING DUE TO COMPONENT TOLERANCES. NOTE COMPONENT VALUES AND TOLERANCES ON EACH PLOT.	PLOTS: PLOTS A & B ( PLOT #C IS TO THE TUNING CO DUE TO COMPON
				INSTRUCTIONS:

SHEE



Sheet 5 of 7 Rev: A





BP1042 plot C