

8Kx8 Nonvolatile SRAM

Features

- ➤ Data retention in the absence of power
- Automatic write-protection during power-up/power-down cycles
- ➤ Industry-standard 28-pin 8K x 8 pinout
- ➤ Conventional SRAM operation; unlimited write cycles
- ➤ 10-year minimum data retention in absence of power
- ➤ Battery internally isolated until power is applied

General Description

The CMOS bq4010 is a nonvolatile 65,536-bit static RAM organized as 8,192 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.


The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When Vcc falls out of tolerance, the SRAM is unconditionally write-protected to prevent inadvertent write operation.

At this time the integral energy source is switched on to sustain the memory until after V_{CC} returns valid.

The bq4010 uses an extremely low standby current CMOS SRAM, coupled with a small lithium coin cell to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4010 requires no external circuitry and is socket-compatible with industry-standard SRAMs and most EPROMs and EEPROMs.


Pin Connections



Pin Names

| $A_0 - A_{12}$ | Address inputs |
|----------------------------------|----------------------|
| DQ ₀ –DQ ₇ | Data input/output |
| CE | Chip enable input |
| ŌĒ | Output enable input |
| WE | Write enable input |
| NC | No connect |
| V_{CC} | +5 volt supply input |
| V_{SS} | Ground |

Block Diagram



Selection Guide

| Part Number | Maximum Access Time (ns) | Negative Supply Tolerance | Part Number | Maximum Access Time (ns) | Negative Supply Tolerance |
|----------------|--------------------------------|---------------------------------|----------------|--------------------------------|---------------------------------|
| | 7 -7 | A TOP | bq4010Y -70 | 70 | -10% |
| bq4010 -85 | 85 | -5% | bq4010Y -85 | 85 | -10% |
| bq4010 -150 | 150 | -5% | bq4010Y -150 | 150 | -10% |
| bq4010 -200 | 200 | -5% | bq4010Y -200 | 200 | -10% |



Functional Description

When power is valid, the bq4010 operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4010 acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the V_{CC} supply for a power-fail-detect threshold V_{PFD} . The bq4010 monitors for $V_{PFD}=4.62V$ typical for use in systems with 5% supply tolerance. The bq4010Y monitors for $V_{PFD}=4.37V$ typical for use in systems with 10% supply tolerance.

When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time t_{WPT} , write-protection takes place.

As V_{CC} falls past V_{PFD} and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.

When V_{CC} returns to a level above the internal backup cell voltage, the supply is switched back to V_{CC} . After V_{CC} ramps above the V_{PFD} threshold, write-protection continues for a time t_{CER} (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cell used by the bq4010 has an extremely long shelf life and provides data retention for more than 10 years in the absence of system power.

As shipped from Benchmarq, the integral lithium cell is electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of $V_{\rm CC}$, this isolation is broken, and the lithium backup cell provides data retention on subsequent power-downs.

Truth Table

| Mode | CE | WE | OE | I/O Operation | Power |
|----------------|----|----|----|------------------|---------|
| Not selected | Н | X | X | High Z | Standby |
| Output disable | L | Н | Н | High Z | Active |
| Read | L | Н | L | D _{OUT} | Active |
| Write | L | L | X | D _{IN} | Active |

Absolute Maximum Ratings

| | J | | | |
|---------------------|---|-------------|------|-------------------------|
| Symbol | Parameter | Value | Unit | Conditions |
| V _{CC} | DC voltage applied on V_{CC} relative to V_{SS} | -0.3 to 7.0 | V | |
| V_{T} | DC voltage applied on any pin excluding V_{CC} relative to V_{SS} | -0.3 to 7.0 | V | $V_T \leq V_{CC} + 0.3$ |
| | | 0 to +70 | °C | Commercial |
| T_{OPR} | Operating temperature | -40 to +85 | °C | Industrial "N" |
| | | -40 to +70 | °C | Commercial |
| Tstg | Storage temperature | -40 to +85 | °C | Industrial "N" |
| | | -10 to +70 | °C | Commercial |
| T _{BIAS} | Temperature under bias | -40 to +85 | °C | Industrial "N" |
| T _{SOLDER} | Soldering temperature | +260 | °C | For 10 seconds |

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions (TA = TOPR)

| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Notes |
|-----------------|--------------------|---------|---------|-----------|------|----------------------|
| | | | 5.0 | 5.5 | V | bq4010Y/bq4010Y-xxxN |
| Vcc | Supply voltage | 4.75 | 5.0 | 5.5 | V | bq4010 |
| V _{SS} | Supply voltage | 0 | 0 | 0 | V | |
| V_{IL} | Input low voltage | -0.3 | - | 0.8 | V | |
| VIH | Input high voltage | 2.2 | - | Vcc + 0.3 | V | |

Note: Typical values indicate operation at $T_A = 25$ °C.

DC Electrical Characteristics (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Conditions/Notes |
|--------------------|----------------------------|---------|---------|---------|------|--|
| I_{LI} | Input leakage current | - | - | ± 1 | μΑ | V _{IN} = V _{SS} to V _{CC} |
| I _{LO} | Output leakage current | - | - | ± 1 | μΑ | $\label{eq:center} \begin{array}{ c c } \hline \overline{CE} = V_{IH} \ \ \text{or} \ \overline{OE} = V_{IH} \ \text{or} \\ \hline \overline{WE} = V_{IL} \end{array}$ |
| Vон | Output high voltage | 2.4 | - | - | V | I _{OH} = -1.0 mA |
| Vol | Output low voltage | - | - | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ |
| I _{SB1} | Standby supply current | - | 4 | 7 | mA | CE = V _{IH} |
| I_{SB2} | Standby supply current | - | 2.5 | 4 | mA | $\label{eq:constraint} \begin{split} \overline{CE} & \geq V_{CC} \text{ - } 0.2V,\\ 0V & \leq V_{IN} \leq 0.2V,\\ \text{or } V_{IN} & \geq V_{CC} \text{ - } 0.2V \end{split}$ |
| Icc | Operating supply current | - | 65 | 75 | mA | $\frac{Min.\ cycle,\ duty=100\%,}{CE=V_{IL},\ I_{I/O}=0mA}$ |
| | | 4.55 | 4.62 | 4.75 | V | bq4010 |
| V_{PFD} | Power-fail-detect voltage | 4.30 | 4.37 | 4.50 | V | bq4010Y |
| V _{SO} | Supply switch-over voltage | - | 3 | - | V | |

Note: Typical values indicate operation at T_A = 25°C, V_{CC} = 5V.


Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Conditions |
|------------------|--------------------------|---------|---------|---------|------|---------------------|
| C _{I/O} | Input/output capacitance | - | - | 10 | pF | Output voltage = 0V |
| C _{IN} | Input capacitance | - | - | 10 | pF | Input voltage = 0V |

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

| Parameter | Test Conditions |
|--|------------------------------------|
| Input pulse levels | 0V to 3.0V |
| Input rise and fall times | 5 ns |
| Input and output timing reference levels | 1.5 V (unless otherwise specified) |
| Output load (including scope and jig) | See Figures 1 and 2 |






Figure 1. Output Load A


Figure 2. Output Load B

$\label{eq:cycle} \textbf{Read Cycle} \; (\textbf{T}_{\textbf{A}} = \textbf{T}_{\textbf{OPR}}, \, \textbf{V}_{\textbf{CCmin}} \, \leq \textbf{V}_{\textbf{CC}} \, \leq \, \textbf{V}_{\textbf{CCmax}})$


| | • | | | | | | | | | | |
|------------------|------------------------------------|-------|------|----------|------|---------------------|------|------|------|------|---------------|
| | | -70/- | -70N | -85/-85N | | -85/-85N -150/-150N | | | 200 | | |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit | Conditions |
| t_{RC} | Read cycle time | 70 | - | 85 | - | 150 | - | 200 | - | ns | |
| t _{AA} | Address access time | - | 70 | - | 85 | - | 150 | - | 200 | ns | Output load A |
| t _{ACE} | Chip enable access time | - | 70 | - | 85 | - | 150 | - | 200 | ns | Output load A |
| toE | Output enable to output valid | - | 35 | - | 45 | - | 70 | - | 90 | ns | Output load A |
| t_{CLZ} | Chip enable to output in low Z | 5 | - | 5 | - | 10 | - | 10 | - | ns | Output load B |
| t _{OLZ} | Output enable to output in low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns | Output load B |
| t_{CHZ} | Chip disable to output in high Z | 0 | 25 | 0 | 40 | 0 | 60 | 0 | 70 | ns | Output load B |
| t _{OHZ} | Output disable to output in high Z | 0 | 25 | 0 | 30 | 0 | 50 | 0 | 70 | ns | Output load B |
| t _{OH} | Output hold from address change | 10 | - | 10 | - | 10 | - | 10 | - | ns | Output load A |

RC-2


Read Cycle No. 1 (Address Access) 1,2



Read Cycle No. 2 ($\overline{\text{CE}}$ Access) 1,3,4



Read Cycle No. 3 (OE Access) 1,5



Notes:

- 1. \overline{WE} is held high for a read cycle.
- 2. Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- $4. \quad \overline{OE} = V_{IL}.$
- 5. Device is continuously selected: \overline{CE} = $V_{IL}.\,$


Write Cycle (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

| | | -70/- | -70N | -85/ | -85N | -150/ | -150N | -2 | 00 | | |
|------------------|--|-------|------|------|------|-------|-------|------|------|-------|---|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units | Conditions/Notes |
| twc | Write cycle time | 70 | - | 85 | - | 150 | - | 200 | - | ns | |
| t _{CW} | Chip enable to end of write | 55 | - | 75 | - | 100 | - | 150 | - | ns | (1) |
| t_{AW} | Address valid to end of write | 55 | - | 75 | - | 90 | - | 150 | - | ns | (1) |
| tas | Address setup time | 0 | - | 0 | - | 0 | - | 0 | - | ns | Measured from address valid to beginning of write. (2) |
| twp | Write pulse width | 55 | - | 65 | - | 90 | - | 130 | - | ns | Measured from beginning of write to end of write. (1) |
| t _{WR1} | Write recovery time (write cycle 1) | 5 | - | 5 | - | 5 | - | 5 | - | ns | Measured from WE going high to end of write cycle. (3) |
| t _{WR2} | Write recovery time (write cycle 2) | 15 | - | 15 | - | 15 | - | 15 | - | ns | Measured from \overline{CE} going high to end of write cycle. (3) |
| $t_{\rm DW}$ | Data valid to end of write | 30 | - | 35 | - | 50 | - | 70 | - | ns | Measured from first low-to-high transition of either CE or WE. |
| t _{DH1} | Data hold time (write cycle 1) | 0 | - | 0 | - | 0 | - | 0 | - | ns | Measured from WE going high to end of write cycle. (4) |
| t _{DH2} | Data hold time (write cycle 2) | 10 | - | 10 | - | 0 | - | 0 | - | ns | Measured from \overline{CE} going high to end of write cycle. (4) |
| twz | Write enabled to output in high Z | 0 | 25 | 0 | 30 | 0 | 50 | 0 | 70 | ns | I/O pins are in output state. (5) |
| tow | Output active from end of write | 5 | - | 5 | - | 5 | - | 5 | - | ns | I/O pins are in output state. (5) |


Notes:

- 1. A write ends at the earlier transition of $\overline{\text{CE}}$ going high and $\overline{\text{WE}}$ going high.
- 2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} . A write begins at the later transition of \overline{CE} going low and \overline{WE} going low.
- 3. Either t_{WR1} or t_{WR2} must be met.
- 4. Either t_{DH1} or t_{DH2} must be met.
- 5. If \overline{CE} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high-impedance state.

Write Cycle No. 1 ($\overline{\text{WE}}$ -Controlled) 1,2,3



Write Cycle No. 2 (CE-Controlled) 1,2,3,4,5



Notes:

- 1. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transition.
- 2. Because I/O may be active $(\overline{OE}\ low)$ during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If $\overline{\text{OE}}$ is high, the I/O pins remain in a state of high impedance.
- 4. Either twR1 or twR2 must be met.
- 5. Either t_{DH1} or t_{DH2} must be met.

Power-Down/Power-Up Cycle (TA = TOPR)


| Symbol | Parameter | Min. | Тур. | Max. | Unit | Conditions |
|-------------------|--|------|------|------|-------|--|
| t _{PF} | V _{CC} slew, 4.75 to 4.25 V | 300 | - | - | μs | |
| tFS | V _{CC} slew, 4.25 to V _{SO} | 10 | - | - | μs | |
| t _{PU} | V _{CC} slew, V _{SO} to V _{PFD} (max.) | 0 | - | - | μs | |
| t _{CER} | Chip enable recovery time | 40 | 80 | 120 | ms | Time during which SRAM is write-protected after V_{CC} passes V_{PFD} on power-up. |
| t_{DR} | Data-retention time in absence of V_{CC} | 10 | - | - | years | $T_A = 25^{\circ}C.$ (2) |
| t _{DR-N} | Data-retention time in absence of V_{CC} | 6 | - | - | years | T _A = 25°C (2); industrial temperature range (-N) only. |
| t _{WPT} | Write-protect time | 40 | 100 | 150 | μs | Delay after V _{CC} slews down past V _{PFD} before SRAM is write-protected. |

Notes:

- 1. Typical values indicate operation at T_A = 25°C, V_{CC} = 5V.
- 2. Battery is disconnected from circuit until after $V_{\rm CC}$ is applied for the first time. $t_{\rm DR}$ is the accumulated time in absence of power beginning when power is first applied to the device.

 ${\bf Caution:} \quad {\bf Negative \ under shoots \ below \ the \ absolute \ maximum \ rating \ of \ -0.3V \ in \ battery-backup \ mode \\ may \ affect \ data \ integrity.}$

Power-Down/Power-Up Timing




PD-B

Data Sheet Revision History

| Change No. | Page No. | Description |
|------------|------------------|--|
| 1 | 2, 3, 4, 6, 8, 9 | Added industrial temperature range for bq4010YMA-85N and -150N. |
| 2 | 1, 4, 6, 9 | Added 70 ns speed grade for bq4010-70 and bq4010Y-70 and added industrial temperature range for bq4010YMA-70N. |
| 3 | 1 | Removed 70ns speed grade for bq4010-70. |

Change 1 = Sept 1991 B changes from Sept. 1990 A. Change 2 = Feb. 1994 C changes from Sept. 1991 B. Change 3 = Sept. 1996 D changes from Feb. 1994 C. **Notes:**


MA: 28-Pin A-Type Module



28-Pin MA (A-Type Module)

| | Incl | hes | Millimeters | | |
|-----------|-------|-------|-------------|-------|--|
| Dimension | Min. | Max. | Min. | Max. | |
| A | 0.365 | 0.375 | 9.27 | 9.53 | |
| A1 | 0.015 | - | 0.38 | - | |
| В | 0.017 | 0.023 | 0.43 | 0.58 | |
| C | 0.008 | 0.013 | 0.20 | 0.33 | |
| D | 1.470 | 1.500 | 37.34 | 38.10 | |
| E | 0.710 | 0.740 | 18.03 | 18.80 | |
| e | 0.590 | 0.630 | 14.99 | 16.00 | |
| G | 0.090 | 0.110 | 2.29 | 2.79 | |
| L | 0.120 | 0.150 | 3.05 | 3.81 | |
| S | 0.075 | 0.110 | 1.91 | 2.79 | |

Ordering Information



*Note: Only 10% supply ("Y") version is available in industrial temperature range; contact factory for speed grade

availability.





30-Mar-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|--------------|------------------|------------------------------|
| BQ4010MA-150 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010MA-200 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010MA-70 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010MA-85 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-150 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-150N | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-200 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-70 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-70N | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-85 | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |
| BQ4010YMA-85N | ACTIVE | DIP MOD ULE | MA | 0 | 1 | TBD | Call TI | Call TI |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265