

ADS8509

SLAS324A-OCTOBER 2004-REVISED JUNE 2005

16-BIT 250-KSPS SERIAL CMOS SAMPLING ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 250-kHz Sampling Rate
- 4-V, 5-V, 10 V, ±3.33-V, ±5-V, and ±10-V Input Ranges
- ±2.0 LSB Max INL
- ±1 LSB Max DNL, 16-Bit No Missing Codes
- SPI Compatible Serial Output with Daisy-Chain (TAG) Feature
- Single 5-V Supply
- Pin-Compatible With ADS7809 (Low Speed) and 12-Bit ADS8508/7808
- Uses Internal or External Reference
- 70-mW Typ Power Dissipation at 250 KSPS
- 20-Pin SO and 28-Pin SSOP Packages
- Simple DSP Interface

APPLICATIONS


- Industrial Process Control
- Data Acquisition Systems
- Digital Signal Processing
- Medical Equipment
- Instrumentation

DESCRIPTION

The ADS8509 is a complete 16-bit sampling analog-to-digital (A/D) converter using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, successive approximation register (SAR) A/D converter with sample-and-hold, reference, clock, and a serial data interface. Data can be output using the internal clock or can be synchronized to an external data clock. The ADS8509 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS8509 is specified at a 250-kHz sampling rate over the full temperature range. Precision resistors provide various input ranges including ±10 V and 0 V to 5 V, while the innovative design allows operation from a single +5-V supply with power dissipation under 100 mW.

The ADS8509 is available in 20-pin SO and 28-pin SSOP packages, both fully specified for operation over the industrial -40°C to 85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PACKAGE/ORDERING INFORMATION(1)

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	NO MISSING CODE	MINIMUM SINAD (dB)	SPECIFICATION TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA, QTY
	3 ±2 16 85 -40°C to 85°C	SO-20	DW	ADS8509IBDW	Tube, 25			
ADS8509IB		16	85	-40°C to 85°C	30-20	DW	ADS8509IBDWR	Tape and Reel, 2000
ADSOSUBID	±Ζ	±2 10	65		SSOP-28	DB	ADS8509IBDB	Tube, 50
							ADS8509IBDBR	Tape and Reel, 2000
					SO-20	DW	ADS8509IDW	Tube, 25
ADS8509I	±3	15	83	-40°C to 85°C	30-20	DVV	ADS8509IDWR	Tape and Reel, 2000
AD363091	±3	15		-40°C to 85°C	SSOP-28	DB	ADS8509IDB	Tube, 50
					330F-26	DB	ADS8509IDBR	Tape and Reel, 2000

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
	R1 _{IN}	±25 V
Analog inputs	R2 _{IN}	±25 V
Analog inputs	R3 _{IN}	±25 V
	REF	+V _{ANA} + 0.3 V to AGND2 - 0.3 V
	DGND, AGND2	±0.3 V
Ground voltage differences	V _{ANA}	6 V
Ground voltage differences	V _{DIG} to V _{ANA}	0.3 V
	V_{DIG}	6 V
Digital inputs		-0.3 V to +V _{DIG} + 0.3 V
Maximum junction temperature	9	165°C
Storage temperature range		−65°C to 150°C
Internal power dissipation		700 mW
Lead temperature (soldering,	1.6 mm from case 10 seconds)	260°C

⁽¹⁾ All voltage values are with respect to network ground terminal.



ELECTRICAL CHARACTERISTICS

At T_A = -40°C to 85°C, f_s = 250 kHz, V_{DIG} = V_{ANA} = 5 V, using internal reference and 0.1%, 0.25 W fixed resistors (See Figure 29 and Figure 30) (unless otherwise specified)

	PARAME	TED	TEST CONDITIONS		ADS85091			ADS8509IE	3	UNIT
	FARAIVIE	ILA	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONLI
	Resolution					16			16	Bits
ANALO	G INPUT		-			ļ.			ļ.	
	Voltage ranges	S ⁽¹⁾								
	Impedance ⁽¹⁾									
	Capacitance				50			50		pF
THROU	GHPUT SPEED									
	Conversion cyc	cle	Acquire and convert			4			4	μs
	Throughput rat	te		250			250			kHz
DC ACC	CURACY									
INL	Integral linearit	y error		-3		3	-2		2	LSB ⁽²⁾
DNL	Differential line	earity error		-2		2	-1		1	LSB
	No missing cod	des		15			16			Bits
	Transition nois				1			1		LSB
	Full-scale	±10 V range	Int. Ref. with 0.1% external	-0.5		0.5	-0.5		0.5	
	error ⁽⁴⁾⁽⁵⁾	All other ranges	fixed resistors	-0.5		0.5	-0.5		0.5	%FSR
	Full-scale error	, ,	Int. Ref.		±7			±7		ppm/°C
	Full-scale ±10 V range		Ext. Ref. with 0.1% external	-0.5		0.5	-0.5		0.5	
	error ⁽⁴⁾⁽⁵⁾	All other ranges	fixed resistors	-0.5		0.5	-0.5		0.5	%FSR
	Full-scale error drift		Ext. Ref.		±2			±2		ppm/°C
	Bipolar zero error ⁽⁴⁾			-10		10	-5		5	mV
	Bipolar zero er	ror drift			±0.4			±0.4		ppm/°C
		10 V range		-5		5	-5		5	
	Unipolar zero error ⁽⁴⁾	4 V and 5 V range		-3		3	-3		3	mV
	Unipolar zero e	error drift			±2			±2		ppm/°C
	Recovery to ra power down	ted accuracy after	1-μF Capacitor to CAP		1			1		ms
	Power supply s (V _{DIG} = V _{ANA} =		+4.75 V < V _D < +5.25 V	-8		8	-8		8	LSB
AC AC	CURACY									
SFDR	Spurious-free of	dynamic range	f _I = 20 kHz	90	99		95	99		dB (6)
THD	Total harmonic	distortion	f _I = 20 kHz		-98	-90		-98	-93	dB
SINAD	Signal-to-(noise	e+distortion)	f _I = 20 kHz	83	88		85	88		dB
	Jigharto-(11015	C i distortion)	-60-dB Input		30			32		dB
SNR	Signal-to-noise	ratio	f _I = 20 kHz	83	88		86	88		dB
	Full-power ban	ndwidth (7)			500			500		kHz
SAMPL	ING DYNAMICS	<u> </u>								
	Aperture delay				5			5		ns
	Transient respo	onse	FS Step			2			2	μs
	Overvoltage re	covery ⁽⁸⁾			150			150		ns

- (1) ±10 V, 0 V to 5 V, etc. (see Table 3)
- (2) LSB means least significant bit. For the ± 10 -V input range, one LSB is 305 μ V.
- 3) Typical rms noise at worst case transitions and temperatures.
- 4) As measured with fixed resistors shown in Figure 29 and Figure 30. Adjustable to zero with external potentiometer. Factory calibrated with 0.1%, 0.25 W resistors.
- (5) For bipolar input ranges, full-scale error is the worst case of -full-scale or +full-scale uncalibrated deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full-scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error.
- (6) All specifications in dB are referred to a full-scale ±10-V input.
- 7) Full-power bandwidth is defined as the full-scale input frequency at which signal-to-(noise + distortion) degrades to 60 dB.
- 8) Recovers to specified performance after 2 x FS input overvoltage.



ELECTRICAL CHARACTERISTICS (continued)

At T_A = -40°C to 85°C, f_s = 250 kHz, V_{DIG} = V_{ANA} = 5 V, using internal reference and 0.1%, 0.25 W fixed resistors (See Figure 29 and Figure 30) (unless otherwise specified)


	PARAMETER	TEST CONDITIONS	ADS8509I			ADS8509IB			UNIT
	TANAMETER	TEST CONDITIONS	MIN	TYP MAX		MIN TYP		MAX	OMIT
REFER	RENCE	T							
	Internal reference voltage	No load	2.48	2.5	2.52	2.48	2.5	2.52	V
	Internal reference source current (must use external buffer)			1			1		μΑ
	Internal reference drift			8			8		ppm/°C
	External reference voltage range for specified linearity		2.3	2.5	2.7	2.3	2.5	2.7	V
	External reference current drain	Ext. 2.5-V Ref.			100			100	μΑ
DIGITA	AL INPUTS								
	Logic levels								
V _{IL}	Low-level input voltage		-0.3		0.8	-0.3		0.8	V
V _{IH}	High-level input voltage		2.0		V _{DIG} +0.3 V	2.0		V _{DIG} +0.3 V	V
I _{IL}	Low-level input current	V _{IL} = 0 V			±10			±10	μA
I _{IH}	High-level input current	V _{IH} = 5 V			±10			±10	μA
DIGITA	AL OUTPUTS				1				
	Data format (Serial 16-bits)								
	Data coding (Binary 2's complement or straight binary)								
	Pipeline delay (Conversion results only available after completed conversion.)								
	Data clock (Selectable for internal or external data clock)								
	Internal clock (output only when transmitting data)	EXT/INT Low		9			9		MHz
	External clock (can run continu- ally but not recommended for optimum performance)	EXT/INT High	0.1		26	0.1		26	MHz
V _{OL}	Low-level output voltage	I _{SINK} = 1.6 mA			0.4			0.4	V
V _{OH}	High-level output voltage	I _{SOURCE} = 500 μA	4			4			V
	Leakage current	Hi-Z state, V _{OUT} = 0 V to V _{DIG}			±5			±5	μΑ
	Output capacitance	Hi-Z state			15			15	pF
POWE	R SUPPLIES	·							
V_{DIG}	Digital input voltage		4.75	5	5.25	4.75	5	5.25	V
V _{ANA}	Analog input voltage	M at least V	4.75	5	5.25	4.75	5	5.25	V
I _{DIG}	Digital input current	Must be ≤ V _{ANA}		4			4		mA
I _{ANA}	Analog input current			10			10		mA
POWE	R DISSIPATION				1				
	PWRD Low	f _S = 250 kHz		70	100		70	100	mW
	PWRD High			50			50		μW
TEMPE	ERATURE RANGE								
	Specified performance		-40		85	-40		85	°C
	Derated performance ⁽⁹⁾		-55		125	-55		125	°C
	Storage		-65		150	-65		150	°C
THERM	MAL RESISTANCE (Θ _{JA})								
	SSOP			62			62		°C/W
	SO			46			46		°C/W

⁽⁹⁾ The internal reference may not be started correctly beyond the industrial temperature range (-40°C to 85°C), therefore use of an external reference is recommended.



TIMING REQUIREMENTS, $T_A = -40^{\circ}C$ to 85°C

	PARAMETER	MIN	TYP	MAX	UNIT
t _{w1}	Pulse duration, convert	40			ns
t _{d1}	Delay time, BUSY from R/C low		6	20	ns
t _{w2}	Pulse duration, BUSY low			2.2	μs
t _{d2}	Delay time, BUSY, after end of conversion		5		ns
t _{d3}	Delay time, aperture		5		ns
t_{conv}	Conversion time			2.2	μs
t _{acq}	Acquisition time	1.8			μs
conv + tacq	Cycle time			4	μs
t _{d4}	Delay time, R/C Low to internal DATACLK output		270		ns
t _{c1}	Cycle time, internal DATACLK		110		ns
t _{d5}	Delay time, data valid to internal DATACLK high	15	35		ns
t _{d6}	Delay time, data valid after internal DATACLK low	20	35		ns
t _{c2}	Cycle time, external DATACLK	35			ns
t _{w3}	Pulse duration, external DATACLK high	15			ns
t _{w4}	Pulse duration, external DATACLK low	15			ns
t _{su1}	Setup time, R/C rise/fall to external DATACLK high	15		t _{C2} + 5	ns
t _{su2}	Setup time, R/C transition to CS transition	10			ns
t _{d7}	Delay time, SYNC, after external DATACLK high	3		35	ns
t _{d8}	Delay time, data valid	2		20	ns
t _{d9}	Delay time, CS to rising edge	10			ns
t _{d10}	Delay time, previous data available after CS, R/C low	2			μs
t _{su3}	Setup time, BUSY transition to first external DATACLK	5			ns
t _{d11}	Delay time, final external DATACLK to BUSY falling edge			1	μs
t _{su3}	Setup time, TAG valid	C			ns
t _{h1}	Hold time, TAG valid	2			ns





Terminal Functions

TERMINAL				
NAME	DB NO.	DW NO.	I/O	DESCRIPTION
AGND1	2	2	_	Analog ground. Used internally as ground reference point. Minimal current flow.
AGND2	9	7	_	Analog ground
BUSY	25	17	0	Busy output. Falls when a conversion is started, and remains low until the conversion is completed and the data is latched into the output shift register.
CAP	6	5	_	Reference buffer capacitor. 2.2-µF Tantalum to ground.
CS	24	16	-	Chip select. Internally ORed with R/C.
DATA	17	13	0	Serial data output. Data is synchronized to DATACLK, with the format determined by the level of SB/BTC. In the external clock mode, after 16 bits of data, the ADS8509 outputs the level input on TAG as long as \overline{CS} is low and R/ \overline{C} is high (see Figure 8 and Figure 9). If EXT/ \overline{INT} is low, data is valid on both the rising and falling edges of DATACLK, and between conversions DATA stays at the level of the TAG input when the conversion was started.
DATACLK	16	12	I/O	Either an input or an output depending on the EXT/INT level. Output data is synchronized to this clock. If EXT/INT is low, DATACLK transmits 16 pulses after each conversion, and then remains low between conversions.
DGND	14	10	_	Digital ground
EXT/INT	13	9	_	Selects external or internal clock for transmitting data. If high, data is output synchronized to the clock input on DATACLK. If low, a convert command initiates the transmission of the data from the previous conversion, along with 16-clock pulses output on DATACLK.
NC	5, 8, 10, 11, 18, 20, 22, 23	_	_	No connect
PWRD	26	18	1	Power down input. If high, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register.
R/C	21	15	I	Read/convert input. With \overline{CS} low, a falling edge on R/ \overline{C} puts the internal sample-and-hold into the hold state and starts a conversion. When EXT/ \overline{INT} is low, this also initiates the transmission of the data results from the previous conversion. If EXT/ \overline{INT} is high, a rising edge on R/ \overline{C} with \overline{CS} low, or a falling edge on \overline{CS} with R/ \overline{C} high, transmits a pulse on SYNC and initiates the transmission of data from the previous conversion.
REF	7	6	I/O	Reference input/output. Outputs internal 2.5-V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2-µF tantalum capacitor.
R1 _{IN}	1	1	I	Analog input. See Table 3 for input range connections.
R2 _{IN}	3	3	I	Analog input. See Table 3 for input range connections.
R3 _{IN}	4	4	I	Analog input. See Table 3 for input range connections.
SB/BTC	12	8	0	Select straight binary or binary 2's complement data output format. If high, data is output in a straight binary format. If low, data is output in a binary 2's complement format.
SYNC	15	11	0	Sync output. This pin is used to supply a data synchronization pulse when the EXT level is high and at least one external clock pulse has occured when not in the read mode. See the external clock modes desciptions.
TAG	19	14	I	Tag input for use in the external clock mode. If EXT is high, digital data input from TAG is output on DATA with a delay that is dependent on the external clock mode. See Figure 8 and Figure 9.
V _{ANA}	27	19	I	Analog supply input. Nominally +5 V. Connect directly to pin 20, and decouple to ground with 0.1-µF ceramic and 10-µF tantalum capacitors.
V _{DIG}	28	20	ı	Digital supply input. Nominally +5 V. Connect directly to pin 19. Must be ≤ V _{ANA} .



PARAMETER MEASUREMENT INFORMATION




Figure 1. Critical Timing




Figure 2. Basic Conversion Timing - Internal DATACLK (Read Previous Data During Conversion)






Figure 3. Basic Conversion Timing - External DATACLK




Figure 4. Read After Conversion (Discontinuous External DATACLK)






Figure 5. Read During Conversion (Discontinuous External DATACLK)




Figure 6. Read After Conversion With SYNC (Discontinuous External DATACLK)






Figure 7. Read During Conversion With SYNC (Discontinuous External DATACLK)






Figure 8. Conversion and Read Timing with Continuous External DATACLK (EXT/INT Tied High) Read After Conversions (Not Recommended)






Figure 9. Conversion and Read Timing with Continous External DATACLK (EXT/INT Tied High) Read Previous Conversion Results During Conversion (Not Recommended)



TYPICAL CHARACTERISTICS

SPURIOUS FREE DYNAMIC RANGE vs FREE-AIR TEMPERATURE




Figure 10.

SIGNAL-TO-NOISE RATIO vs FREE-AIR TEMPERATURE




Figure 12.

SIGNAL-TO-NOISE RATIO VS INPUT FREQUENCY




Figure 14.

TOTAL HARMONIC DISTORTION vs FREE-AIR TEMPERATURE




Figure 11.

SIGNAL-TO-NOISE AND DISTORTION vs FREE-AIR TEMPERATURE




Figure 13.

SIGNAL-TO-NOISE AND DISTORTION VS INPUT FREQUENCY




Figure 15.



TYPICAL CHARACTERISTICS (continued)

SPURIOUS FREE DYNAMIC RANGE




Figure 16.

INTERNAL REFERENCE VOLTAGE




Figure 18.

FULL SCALE ERROR vs FREE-AIR TEMPERATURE




Figure 20.

TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY




Figure 17.

BIPOLAR ZERO SCALE ERROR VS FREE-AIR TEMPERATURE




Figure 19.

SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 21.



TYPICAL CHARACTERISTICS (continued)

HISTOGRAM

4500 4224 8192 4000 Conversions of a DC Input 3500 3000 2500 Ηţ 2082 2000 1484 1500 1000 500 149 11 Code

PERFORMANCE vs CAP PIN CAPACITOR ESR






Figure 22.










TYPICAL CHARACTERISTICS (continued)



BASIC OPERATION

Two signals control conversion in the ADS8509: \overline{CS} and R/ \overline{C} . These two signals are internally ORed together. To start a conversion the chip must be selected, \overline{CS} low, and the conversion signal must be active, R/ \overline{C} low. Either signal can be brought low first. Conversion starts on the falling edge of the second signal. \overline{BUSY} goes low when conversion starts and returns high after the data from that conversion is shifted into the internal storage register. Sampling begins when \overline{BUSY} goes high.

To reduce the number of control pins \overline{CS} can be tied low permanently. The R/ \overline{C} pin now controls conversion and data reading exclusively. In the external clock mode this means that the ADS8509 will clock out data whenever R/ \overline{C} is brought high and the external clock is active. In the internal clock mode data is clocked out every convert cycle regardless of the states of \overline{CS} and R/ \overline{C} . The ADS8509 provides a TAG input for cascading multiple converters together.

READING DATA

The conversion result is available as soon as BUSY returns to high therefore, data always represents the conversion previously completed even when it is read during a conversion. The ADS8509 outputs serial data in either straight binary or binary two's compliment format. The SB/BTC pin controls the format. Data is shifted out MSB first. The first conversion immediately following a power-up will not produce a valid conversion result.

Data can be clocked out with either the internally generated clock or with an external clock. The EXT/INT pin controls this function. If external clock is used the TAG input can be used to daisy-chain multiple ADS8509 data pins together.

INTERNAL DATACLK

In the internal clock mode data for the previous conversion is clocked out during each conversion period. The internal data clock is synchronized to the internal conversion clock so that is does not interfere with the conversion process.

The DATACLK pin becomes an output when EXT/ $\overline{\text{INT}}$ is low. 16 clock pulses are generated at the beginning of each conversion after timing t_8 is satisfied, i.e. you can only read previous conversion result during conversion. DATACLK returns to low when it is inactive. The 16 bits of serial data are shifted out the DATA pin synchronous to this clock with each bit available on a rising and then a falling edge. DATA pin returns to the state of TAG pin input sensed at the start of transmission.

EXTERNAL DATACLK

The external clock mode offers several ways to retrieve conversion results. However, since the external clock cannot be synchronized to the internal conversion clock care must be taken to avoid corrupting the data.



When EXT/INT is set high, the R/C and CS signals control the read state. When the read state is initiated the result from the previously completed conversion is shifted out the DATA pin synchronous to the external clock that is connected to the DATACLK pin. Each bit is available on a falling and then a rising edge. The maximum external clock speed of 28.5 MHz allows data shifted out quickly either at the beginning of conversion or the beginning of sampling.

There are several modes of operation available when using an external clock. It is recommended that the external clock run only while reading data. This is the discontinuous clock mode. Since the external clock is not synchronized to the internal clock that controls conversion slight changes in the external clock can cause conflicts that can corrupt the conversion process. Specifications with a continuously running external clock cannot be guaranteed. It is especially important that the external clock does not run during the second half of the conversion cycle (approximately the time period specified by t_{d11} , see timing table).

In the discontinuous clock mode data can be read during conversion or during sampling, with or without a SYNC pulse. Data read during a conversion must meet the t_{d11} timing specification. Data read during sampling must be complete before starting a conversion.

Whether reading during sampling or during conversion a SYNC pulse is generated whenever at least one rising edge of the external clock occurs while the part is not in the read state. In the *discontinuous external clock with SYNC* mode a SYNC pulse follows the first rising edge after the read command. The data is shifted out after the SYNC pulse. The first rising clock edge after the read command generates a SYNC pulse. The SYNC pulse can be detected on the next falling edge and then the next rising edge. Successively, each bit can be read first on the falling edge and then on the next rising edge. Thus 17 clock pulses after the read command are required to read on the falling edge. 18 clock pulses are necessary to read on the rising edge.

DESCRIPTION	DATACLK PULSES REQUIRED				
DESCRIPTION	WITH SYNC	WITHOUT SYNC			
Read on falling edge of DATACLK	17	16			
Read on rising edge of DATACLK	18	17			

Table 2. DATACLK Pulses

If the clock is entirely inactive when not in the read state no SYNC pulse is generated. In this case the first rising clock edge shifts out the MSB. The MSB can be read on the first falling edge or on the next rising edge. In this discontinuous external clock mode with no SYNC, 16 clocks are necessary to read the data on the falling edge and 17 clocks for reading on the rising edge. Data always represents the conversion already completed.

TAG FEATURE

The TAG feature allows the data from multiple ADS8509 converters to be read on a single serial line. The converters are cascaded together using the DATA pins as outputs and the TAG pins as inputs as illustrated in Figure 27. The DATA pin of the last converter drives the processor's serial data input. Data is then shifted through each converter, synchronous to the externally supplied data clock, onto the serial data line. The internal clock cannot be used for this configuration.

The preferred timing uses the discontinuous, external, data clock during the sampling period. Data must be read during the sampling period because there is not sufficient time to read data from multiple converters during a conversion period without violating the t_{d11} constraint (see the EXTERNAL DATACLOCK section). The sampling period must be sufficiently long to allow all data words to be read before starting a new conversion.

Note, in Figure 27, that a NULL bit separates the data word from each converter. The state of the DATA pin at the end of a READ cycle reflects the state of the TAG pin at the start of the cycle. This is true in all READ modes, including the internal clock mode. For example, when a single converter is used in the internal clock mode the state of the TAG pin determines the state of the DATA pin after all 16 bits have shifted out. When multiple converters are cascaded together this state forms the NULL bit that separates the words. Thus, with the TAG pin of the first converter grounded as shown in Figure 27 the NULL bit becomes a zero between each data word.






Figure 27. Timing of TAG Feature With Single Conversion (Using External DATACLK)

ANALOG INPUTS

The ADS8509 has six analog input ranges as shown in Table 3. The offset and gain specifications are factory calibrated with 0.1%, ¼-W, external resistors as shown in Figure 29 and Figure 30. The external resistors can be omitted if larger gain and offset errors are acceptable or if using software calibration. The hardware trim circuitry shown in Figure 29 and Figure 30 can reduce the errors to zero.

The analog input pins $R1_{IN}$, $R2_{IN}$, and $R3_{IN}$ have ± 25 -V overvoltage protection. The input signal must be referenced to AGND1. This will minimized the ground loop problem typical to analog designs. The analog input should be driven by a low impedance source. A typical driving circuit using OPA627 or OPA132 is shown in Figure 28.

The ADS8509 can operate with its internal 2.5-V reference or an external reference. An external reference connected to pin 6 (REF) bypasses the internal reference. The external reference must drive the 4-k Ω resistor that separates pin 6 from the internal reference (see the illustration on page 1). The load will vary with the difference between the internal and external reference voltages. The external reference voltage can vary from 2.3 V to 2.7 V. The internal reference will be approximately 2.5 V. The reference, whether internal or external, is buffered internally with a buffer with its output on pin 5 (CAP).

The ADS8509 is factory tested with 2.2- μ F capacitors connected to pins 5 and 6 (CAP and REF). Each capacitor should be placed as close as possible to its pin. The capacitor on pin 6 band limits the internal reference noise. A smaller capacitor can be used but it may degrade SNR and SINAD. The capacitor on pin 5 stabilizes the reference buffer and provides switching charge to the CDAC during conversion. Capacitors smaller than 1 μ F can cause the buffer to become unstable may not hold sufficient charge for the CDAC. The parts are tested to specifications with 2.2 μ F so larger capacitors are not necessary. The equivalent series resistor (ESR) of these compensation capacitors is also critical. Keep the total ESR under 3 Ω . See the TYPICAL CHARACTERISTICS section concerning how ESR affects performance.

Neither the internal reference nor the buffer should be used to drive an external load. Such loading can degrade performance. Any load on the internal reference causes a voltage drop across the 4-k Ω resistor and will affect gain. The internal buffer is capable of driving ±2-mA loads but any load can cause perturbations of the reference at the CDAC, degrading performance. It should be pointed out that, unlike other competitor's parts with similar input structure, the ADS8509 does not require a second high speed amplifier used as buffer to isolate the CAP pin from the signal dependent current in the R3_{IN} pin but can tolerate it if one do exist.



The external reference voltage can vary from 2.3 V to 2.7 V. The reference voltage determines the size of the least significant bit (LSB). The larger reference voltages produce a larger LSB, which can improve SNR. Smaller reference voltages can degrade SNR.




Figure 28. Typical Driving Circuitry (±10 V, No Trim)



Table 3. Input Range Connections (see Figure 29 and Figure 30 for complete information)

ANALOG INPUT RANGE	CONNECT R1 _{IN} VIA 200 Ω TO	CONNECT R2 _{IN} VIA 100 Ω TO	CONNECT R3 TO	IMPEDANCE
±10 V	V _{IN}	AGND	CAP	11.5 kΩ
±5 V	AGND	V _{IN}	CAP	6.7 kΩ
±3.33 V	V _{IN}	V _{IN}	CAP	5.4 kΩ
0 V to 10 V	AGND	V _{IN}	AGND	6.7 kΩ
0 V to 5 V	AGND	AGND	V _{IN}	5.0 kΩ
0 V to 4 V	V _{IN}	AGND	V _{IN}	5.4 kΩ

Table 4. Control Truth Table

SPECIFIC FUNCTION	CS	R/C	BUSY	EXT/INT	DATACLK	PWRD	SB/BTC	OPERATION
Initiate conversion and out-	1 > 0	0	1	0	Output	0	х	Initiates conversion n . Data from conversion $n-1$
put data using internal clock	0	1 > 0	1	0	Output	0	х	clocked out on DATA synchronized to 16 clock pulses output on DATACLK.
Initiate conversion and out-	1 > 0	0	1	1	Input	0	х	Initiates conversion n.
put data using external clock	0	1 > 0	1	1	Input	0	х	Initiates conversion n.
	1 > 0	1	1	1	Input	х	х	Outputs data with or without SYNC pulse. See section Reading Data.
	1 > 0	1	0	1	Input	0	х	Outputs data with or without SYNC pulse. See
	0	0 > 1	0	1	Input	0	х	section Reading Data.
No actions	0	0	0 > 1	х	x	0	х	This is an acceptable condition.
Power down	х	х	х	х	x	0	х	Analog circuitry powered. Conversion can proceed
	х	х	х	Х	х	1	х	Analog circuitry disabled. Data from previous conversion maintained in output registers.
Selecting output format	х	х	х	х	х	х	0	Serial data is output in binary 2s complement format.
	х	х	х	х	Х	х	1	Serial data is output in straight binary format.

Table 5. Output Codes and Ideal Input Voltages

								DIGITAL (DUTPUT	
DESCRIP- TION			ANALO	G INPUT		BINARY 2'S COMPLEMEN (SB/BTC LOV	TS	STRAIGHT BINARY (SB/BTC HIGH)		
						BINARY CODE	HEX CODE	BINARY CODE	HEX CODE	
Full-scale range	±10	±5	±3.33 V	0 V to 10 V	0 V to 5 V	0 V to 4 V				
Least signifi- cant bit (LSB)	305 μV	153 μV	102 μV	153 μV	76 μV	61 µV				
Full scale (FS - 1LSB)	9.999695 V	4.999847 V	3.333231 V	9.999847 V	4.999924 V	3.999939 V	0111 1111 1111 1111	7FFF	1111 1111 1111 1111	FFFF
Midscale	0 V	0 V	0 V	5 V	2.5 V	2 V	0000 0000 0000 0000	0000	1000 0000 0000 0000	8000
One LSB below midscale	-305 μV	153 μV	±102 μV	4.999847 V	2.499924 V	1.999939 V	1111 1111 1111 1111	FFFF	0111 1111 1111 1111	7FFF
-Full scale	-10 V	-5 V	-3.333333 V	0 V	0 V	0 V	1000 0000 0000 0000	8000	0000 0000 0000 0000	0000






Figure 29. Offset/Gain Circuits for Unipolar Input Ranges






Figure 30. Offset/Gain Circuits for Bipolar Input Ranges





3-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS8509IBDB	ACTIVE	SSOP	DB	28	50	TBD	Call TI	Call TI
ADS8509IBDBR	ACTIVE	SSOP	DB	28	2000	TBD	Call TI	Call TI
ADS8509IBDBRG4	ACTIVE	SSOP	DB	28	2000	TBD	Call TI	Call TI
ADS8509IBDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IBDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IBDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IDBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8509IDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265