

N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-18 envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	200 V
Drain current (DC)	I_D	max.	350 mA
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	P_{tot}	max.	1.5 W
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	R_{DSon}	typ. max.	4.5 Ω 6.0 Ω
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	140 mS 350 mS


MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

Pinning

- 1 = source
- 2 = gate
- 3 = drain



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V _{DS}	max.	200 V
Gate-source voltage (open drain)	±V _{GSO}	max.	20 V
Drain current (DC)	I _D	max.	350 mA
Drain current (peak)	I _{DM}	max.	1.4 A
Total power dissipation up to T _{amb} = 25 °C	P _{tot}	max.	0.4 W
T _{case} = 25 °C	P _{tot}	max.	1.5 W
Storage temperature range	T _{stg}		-55 to +150 °C
Junction temperature	T _j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient	R _{th j-a}	=	310 K/W
From junction to case	R _{th j-c}	=	83 K/W

CHARACTERISTICS

T_j = 25 °C unless otherwise specified

Drain-source breakdown voltage I _D = 10 μA; V _{GS} = 0	V _{(BR)DSS}	min.	200 V
Drain-source leakage current V _{DS} = 60 V; V _{GS} = 0	I _{DSS}	max.	200 nA
V _{DS} = 200 V; V _{GS} = 0	I _{DSS}	typ.	100 nA
		max.	10 μA
Gate-source leakage current V _{GS} = 20 V; V _{DS} = 0	I _{GSS}	max.	100 nA
Gate threshold voltage I _D = 1 mA; V _{DS} = V _{GS}	V _{GS(th)}	min.	0.8 V
		max.	2.8 V
Drain-source ON-resistance I _D = 400 mA; V _{GS} = 10 V	R _{DSon}	typ.	4.5 Ω
		max.	6.0 Ω
Transfer admittance I _D = 400 mA; V _{DS} = 25 V	Y _{fs}	min.	140 mS
		typ.	350 mS
Input capacitance at f = 1 MHz; V _{DS} = 25 V; V _{GS} = 0	C _{iss}	typ.	45 pF
		max.	60 pF
Output capacitance at f = 1 MHz; V _{DS} = 25 V; V _{GS} = 0	C _{oss}	typ.	15 pF
		max.	25 pF
Feedback capacitance at f = 1 MHz; V _{DS} = 25 V; V _{GS} = 0	C _{rss}	typ.	3.5 pF
		max.	10 pF
Switching times (see Figs 2 and 3) I _D = 300 mA; V _{DD} = 50 V; V _{GS} = 0 to 10 V	t _{on}	typ.	5 ns
		max.	15 ns
	t _{off}	typ.	15 ns
		max.	25 ns




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.