### 捷多邦,专业PCB打样**SN54ABF533**出**SN74ABT533** OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

#### description


The 'ABT533 are 8-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

When the latch-enable (LE) input is high, the  $\overline{Q}$  outputs follow the complements of the data (D) inputs. When LE is taken low, the  $\overline{Q}$  outputs are latched at the inverse of the levels set up at the D inputs. The 'ABT533 provides inverted data at its outputs.

SN54ABT533 . . . J PACKAGE SN74ABT533 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54ABT533 . . . FK PACKAGE (TOP VIEW)



A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT533 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.


The SN54ABT533 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT533 is characterized for operation from –40°C to 85°C.

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

## FUNCTION TABLE (each latch)


	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	Χ	$\overline{Q}_0$
Н	X	Χ	Z

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		
Voltage range applied to any output in the high state or power	r-off state, V <sub>O</sub>	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT533		96 mA
SN74ABT533		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )		
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Not	te 2): DB package	0.6 W
	DW package	1.6 W
	N package	1.3 W
Storage temperature range		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions (see Note 3)

		SN54ABT533		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	EN	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0 <	Vcc	0	VCC	V
IOH	High-level output current	(0)	-24		-32	mA
I <sub>OL</sub>	Low-level output current	$g_{Q_{\zeta}}$	48		64	mA
Δt /Δν	Input transition rise or fall rate	75	10		10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			T <sub>A</sub> = 25°C			SN54ABT533		SN74ABT533		
PARAMETER				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	IOH = -3  mA		2.5			2.5		2.5		
Vou	V <sub>CC</sub> = 5 V,			3			3		3		V
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$		2			2				V
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$		2*					2		
Voi	V00 = 45 V	I <sub>OL</sub> = 48 mA				0.55		0.55			V
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 64 \text{ mA}$					0.55*				0.55	V
lj	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND	)			±1		±1		±1	μΑ
lozh	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V				10‡		¥10‡		10‡	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V				-10 <sup>‡</sup>		-10 <sup>‡</sup>		-10‡	μΑ
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$				±150	3			±150	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50	90	50		50	μΑ
ΙΟ <sup>§</sup>	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-140	-180	50	-180	-50	-180	mA
	.,		Outputs high		1	250		250		250	μΑ
ICC	$V_{CC} = 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or G}$	$5.5 \text{ V},  I_{O} = 0,$	Outputs low		24	30		30		30	mA
	A = ACC OLGAD		Outputs disabled		0.5	250		250		250	μΑ
	$V_{CC} = 5.5 \text{ V},$		Outputs enabled			1.5		1.5		1.5	
∆I <sub>CC</sub> ¶ One	One input at 3.4	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND  Outputs disabled Control inputs				1.5		1.5		1.5	mA
	Other inputs at			·		1.5		1.5		1.5	
Ci	V <sub>I</sub> = 2.5 V or 0.5 V				3						pF
Co	$V_0 = 2.5 \text{ V or } 0$	).5 V			9						pF

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter does not apply.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =	= 5 V, 25°C	SN54AI	BT533	SN74AE	BT533	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high		3.3		3.3	10,71	3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	High or low	2.1		2.1	1111	2.1		ns
th	Hold time, data after LE $\downarrow$	High or low	1.5§		1.5§		1.5§		ns



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup>This data sheet limit may vary among suppliers.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

### SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT533		SN74ABT533		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	]
t <sub>PLH</sub>	D	Q	1.9	4.2	5.4	1.9	6.7	1.9	6.4	ns
t <sub>PHL</sub>	D	g	3.1	4.9	6.3	3.1	6.9	3.1	6.6	115
<sup>t</sup> PLH	LE	Q	2.7	4.9	6.2	2.7	7.6	2.7	7.3	ns
<sup>t</sup> PHL	LE	Q	3.5	5.4	6.8	3.5 <	7.5	3.5	7.3	3
<sup>t</sup> PZH	ŌĒ	Q	1.6	3.7	4.8	1.6	5.8	1.6	5.7	ns
t <sub>PZL</sub>	OE	y	2.4	4.2	6.2	2.4	6.9	2.4	6.7	115
<sup>t</sup> PHZ	ŌĒ	Q	2.8	5.1	6.2	2.8	7.2	2.8	6.9	ns
tPLZ	OE .	Q	2	4.1	6	2	6.9	2	6.5	115

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### PACKAGE OPTION ADDENDUM

26-Sep-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9584301Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9584301QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9584301QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC
SN74ABT533DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ABT533DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74ABT533DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74ABT533N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SNJ54ABT533FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54ABT533J	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54ABT533W	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F20)

### CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

## DW (R-PDSO-G20)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



#### DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265