# 捷多邦,专业P**SN54ABT.5402A**四**SN7**4ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Typical V<sub>OLV</sub> (Output Undershoot) < 0.5 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Package Options Include Plastic Small-Outline (DW) Package and Ceramic Chip Carriers (FK) and DIPs (JT)

#### description


These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all 12 outputs are in the high-impedance state.


The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT5402A . . . JT PACKAGE SN74ABT5402A . . . DW PACKAGE (TOP VIEW)



SN54ABT5402A . . . FK PACKAGE (TOP VIEW)



The SN54ABT5402A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT5402A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

	INPUTS	OUTPUT							
OE1	OE2	D	Y						
L	L	L	L						
0.00	L	Н	Н						
Н	X	Χ	Z						
X	Н	Χ	Z						

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






# SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

#### logic symbol†

#### 14 OE1 ΕN 15 OE2 28 1 **Y**1 D1 $\nabla$ 27 2 **Y2** D2 3 26 D3 **Y3** 25 4 **Y4** D4 24 5 Y5 D5 23 6 **Y6** D6 22 8 **Y7** D7 20 9 D8 **Y8** 19 10 **Y9** D9 18 11 D10 Y10 17 12 D11 Y11 16 13 D12 Y12

#### logic diagram (positive logic)



To Eleven Other Channels

Pin numbers shown are for the DW and JT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	
Current into any output in the low state, I <sub>O</sub>	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	78°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997

#### recommended operating conditions (see Note 3)

				SN54ABT5402A		SN74ABT5402A	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage				5.5	4.5	5.5	V
V <sub>IH</sub> High-level input voltage				EN	2		V
V <sub>IL</sub>	V <sub>IL</sub> Low-level input voltage					0.8	V
٧ <sub>I</sub>	V <sub>I</sub> Input voltage			Vcc	0	VCC	V
loh	IOH High-level output current			-12		-12	mA
loL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	S.	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT5402A		SN74ABT5402A		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35	3.7		3.3		3.35		٧	
\/O!!		$V_{CC} = 5 V$ ,	$I_{OH} = -1 \text{ mA}$	3.85	4.2		3.8		3.85			
VOH	VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$				3		3.1			
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.6					2.6			
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.8		0.65	V	
VOL		VCC = 4.5 V	$I_{OL} = 12 \text{ mA}$							0.8		
V <sub>hys</sub>					100						mV	
l <sub>l</sub>		$V_{CC} = 5.5 \text{ V}, V_I = V_{CC} \text{ or GND}$				±1		±1		±1	μΑ	
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			10		_10		10	μΑ	
lozL		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$			-10		<del>/</del> 10		-10	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	4	77		±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	205	50		50	μΑ	
IO		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-25	-45	-100	-25	-100	-25	-100	mA	
los <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-50		-200	<b>2</b> –50	-200	-50	-200	mA	
		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		5	50		50		50	μΑ	
ICC			Outputs low		39	48		48		48	mA	
			Outputs disabled		1	50		50		50	μΑ	
	Data inputs	input	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
ΔICC§		Other inputs at V <sub>CC</sub> or GND	Outputs disabled			0.05		0.05		0.05	mA	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5		
Ci	C <sub>i</sub> V <sub>I</sub> = 2.5 V				3						pF	
Co		V <sub>O</sub> = 2.5 V or 0.5 V			8						pF	

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# SN54ABT5402A, SN74ABT5402A 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS660B - FEBRUARY 1996 - REVISED MAY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT5402A		SN74ABT5402A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1 1
<sup>t</sup> PLH	D	Y	2	4.5	5.2	2	6.3	2	6.2	ns
t <sub>PHL</sub>			1.5	3.7	5	1.5	5.7	1.5	5.6	
<sup>t</sup> PZH	ŌĒ	Y	2.5	5.7	7.6	2.5	8.8	2.5	8.7	ns ns
<sup>t</sup> PZL			2	4.4	6.3	3	7.6	2	7.5	
<sup>t</sup> PHZ	ŌĒ	V	1.5	3.6	4.4	01.5	5.5	1.5	5.2	ns
tPLZ		OE   1	1.5	4.2	5.4	1.5	7.4	1.5	6.9	

**ENABLE AND DISABLE TIMES** 

LOW- AND HIGH-LEVEL ENABLING

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

PROPAGATION DELAY TIMES

**INVERTING AND NONINVERTING OUTPUTS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated