查询SN54ABTE16246供应商

捷多邦,专**公社54ABTE16246**力**SNT4**ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS SCBS227F – JULY 1993 – REVISED JUNE 1999

SN54ABTE16246

SN

•	Members of the Texas Instruments
	<i>Widebus</i> ™ Family

- State-of-the-Art *EPIC-*II*B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Support the VME64 ETL Specification
- Reduced TTL-Compatible Input Threshold Range
- High-Drive Outputs (I_{OH} = -60 mA I_{OL} = 90 mA) Support Equivalent 25-Ω Incident-Wave Switching
- V_{CC}BIAS Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on OE Keeps Outputs in High-Impedance State During Power Up or Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Equivalent 25-Ω Series Damping Resistor on B Port
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

I74ABTE1624	6 DC	GG C	D PACKAGE OR DL PACKAGE
	(TOP V	IEW)	- 54
			the training
110E		48	V _{CC} BIAS
11DIR			11A
11B			10DIR
GND			GND
10B			10A
9B [9A
V _{CC}	7] ∨ _{CC}
8BI [9DIR
8BO 🛛	9	40	38A
GND		39	GND
7ВО 🛛	11	38] 7A
6BI 🛛	12	37	7BI
6BO	13	36] 6A
5BO	14	35	5A
GND	15	34	GND
4BO 🛛	16	33] 5BI
4BI 🛛	17	32] 4A
V _{CC}	18	31] v _{cc}
зво [19] 3A
2BI 🛛	20	29] 3BI
GND 🛛	21	28	GND
2ВО 🛛	22	27	2A
1BO 🛛	23	26] 1A
1BI [24	25	OE C.COM
2115-	W Los	-	

WD PACKAGE

description

The 'ABTE16246 devices are 11-bit noninverting transceivers designed for asynchronous two-way communication between buses. These devices have open-collector and 3-state outputs. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. When OE is low, the device is active.

The B port has an equivalent $25-\Omega$ series output resistor to reduce ringing. Active bus-hold inputs on the B port hold unused or floating inputs at a valid logic level.

The A port provides for the precharging of the outputs via $V_{CC}BIAS$, which establishes a voltage between 1.3 V and 1.7 V when V_{CC} is not connected.

The SN54ABTE16246 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTE16246 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bebus and EPICII-B are trademarks of Texas Instruments Incorporated

THE ESS OT RERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to predications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters




SN54ABTE16246, SN74ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS SCBS227F - JULY 1993 - REVISED JUNE 1999

			FUN	CTION T/	ABLE
		INPUTS	i	OPERATION	
OE	9DIR	10DIR	11DIR	11 <mark>0E</mark>	OPERATION
н	Х	Х	Х	Х	Isolation
L	Х	х	х	Х	1BI–8BI data to 1A–8A bus (OC [†]), 1A–8A data to 1BO–8BO bus
L	L	Х	Х	Х	9A data to 9B bus
L	Н	Х	Х	Х	9B data to 9A bus
L	Х	L	Х	Х	10A data to 10B bus
L	Х	Н	Х	Х	10B data to 10A bus
L	Х	Х	L	L	11A data to 11B bus
L	Х	Х	L	н	11A, 11B isolation
L	Х	Х	н	х	11B data to 11A bus

† OC = Open-collector outputs



SN54ABTE16246, SN74ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS SCBS227F – JULY 1993 – REVISED JUNE 1999





SN54ABTE16246, SN74ABTE16246 **11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS** WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS SCBS227F - JULY 1993 - REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V _O	-0.5 V to 5.5 V
Current into any output in the low state, I _O	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	35°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54	ABTE1	6246	SN74ABTE16246			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
	High-level input voltage	OE	2			2			V	
VIH	High-level input voltage	Except OE	1.6			1.6			v	
M.	Low-level input voltage	OE			0.8			0.8	V	
VIL		Except OE		N.	1.4			1.4	v	
VOH	High-level output voltage	1A–8A		A.	5.5	0		5.5	V	
VI	Input voltage		0	5	VCC	0		VCC	V	
lau	High lovel output ourrept	B bus	6	50	-12			-12	mA	
ЮН	High-level output current	9A–11A	20		-24			-64	ША	
1.01		B bus	Q		12			12	~	
IOL	Low-level output current	A bus			64			90	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10			10	ns/V	
Т _А	Operating free-air temperature		-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS227F - JULY 1993 - REVISED JUNE 1999

		TEST		SN	54ABTE16	6246	SN	74ABTE1	6246	UNIT	
PAI	RAMETER	TEST CO	ONDITIONS	MIN	түр†	MAX	MIN	TYP†	MAX	UNII	
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 5.5 V,$	I _{OH} = -100 μA		١	V _{CC} -0.2			V _{CC} -0.2		
	B port	Vec - 45 V	$I_{OH} = -1 \text{ mA}$	2.4			2.4				
Vou		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2			2			v	
Vон		V _{CC} = 5.5 V,	$I_{OH} = -1 \text{ mA}$			4.5			4.5	v	
	9A–11A	V _{CC} = 4.5 V	I _{OH} = -32 mA	2.4			2.4				
		VCC = 4.5 V	I _{OH} = -64 mA				2				
ЮН	1A–8A	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			20			20	μΑ	
	B port	V _{CC} = 4.5 V	I _{OL} = 1 mA			0.4			0.4		
Va	вроп	VCC = 4.5 V	I _{OL} = 12 mA						0.8	v	
VOL	A port	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55			0.55	v	
	Apon	VCC = 4.5 V	I _{OL} = 90 mA			M			0.9	0.9	
V _{hys}					100 🔊	77.		100		mV	
		V _I = 0.8 V	100	S.		100					
II(hold)	B port	$V_{CC} = 4.5 V$	V _I = 2 V	-100	5		-100			μA	
, ,		V _{CC} = 5.5 V,	V _I = 0 to 5.5 V		20	±500			±500		
1.	Control inputs			4	0	±1			±1		
ll I	A or B ports	V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND	Q		±20			±20	μA	
IOZH‡	9A–11A	V _{CC} = 5.5 V,	V _O = 2.7 V			10			10	μΑ	
Iozl‡	9A–11A	V _{CC} = 5.5 V,	V _O = 0.5 V			-10			-10	μA	
1	A port			-50	-120	-180	-50		-180	^	
10	B port	V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-52	-90	-25		-90	mA	
l _{off}		V_{CC} = 0, V_{I} or $V_{O} \le$	4.5 V, V _{CC} BIAS = 0			±100			±100	μA	
		V _{CC} = 5.5 V,	Outputs high		28	36		28	36		
ICC	A or B ports	$I_{O} = 0,$	Outputs low		38	48		38	48	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		20	32		20	32		
10.00	A or B ports	V _{CC} = 5 V,	OE high		0.02			0.02		mA	
ICCD		CL = 50 pF	OE low		0.33			0.33		MH	
C _i	Control inputs	V _I = 2.5 V or 0.5 V			2.5	4		2.5	4	pF	
C _{io}	I/O ports	V _O = 2.5 V or 0.5 V			4.5	8		4.5	8	pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The parameters IOZH and IOZL include the input leakage current.



SN54ABTE16246, SN74ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS SCBS227F – JULY 1993 – REVISED JUNE 1999

live-insertion specifications over recommended operating free-air temperature range

	METER		TEST CONDI	FIONE	SN54	ABTE1	6246	SN74ABTE16246			UNIT			
PARA			TEST CONDI	TIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT			
		$V_{CC} = 0$ to 4.5 V, $V_{CC}BIAS = 4.5$ V t	to 5.5 V, I _{O(DC}	;) = 0		250	A 700		250					
	CCBIAS)	$V_{CC} = 4.5 V \text{ to } 5.5 V_{CC} BIAS = 4.5 V \text{ to } 100 V_{CC}$		c) = 0		PREL	20			20	μA			
Va	Aport	V _{CC} BIAS =		4.5 V to 5.5 V	1.1	<u>6</u> 1.5	1.9	1.1	1.5	1.9	V			
Vo	A port	VCC = 0	V _{CC} BIAS = 4	1.3	3 1.5	1.7	1.3	1.5	1.7	v				
			V _O = 0,	$V_{CC}BIAS = 4.5 V$	-20		-100	-20		-100				
10	A port	$V_{CC} = 0$	V _O = 3 V,	$V_{CC}BIAS = 4.5 V$	20		100	20		100	μA			

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $V_{CC} - 0.5 V < V_{CC}$ BIAS

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T)	V _{CC} = 5 V T _A = 25°C		SN54ABTE16246		SN74ABTE16246		UNIT
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	В	1.5	3.1	4.2	1.5	5.4	1.5	5.2	ns
^t PHL	A	В	1.5	3.5	4.6	1.5	5.4	1.5	5.2	115
^t PLH	9B–11B	9A–11A	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
^t PHL	9 0 -110	5A-11A	1.5	3.2	4	1.5	4.7	1.5	4.5	115
t _{PLH} §			1.5	3.2	4	1.5	4.7	1.5	4.5	
t _{PLH} ¶	1B–8B	1A–8A	7.5	8.9	9.7	7.5	\$10.6	7.5	10.3	ns
^t PHL			1.5	3.2	4	1.5	4 .7	1.5	4.5	
^t PZH	ŌĒ	9A–11A	2	4.3	5.3	2	6.4	2	6.2	ns
^t PZL	OE	1A–11A	2	4.4	5.4	2	7	2	6.8	115
^t PZH	ŌĒ	В	2	4.3	6	2 2	7.3	2	7.1	ns
^t PZL	UE	в	2	4.5	6.4	Q 2	7.5	2	7.3	115
^t PHZ	OE	9A–11A	2	4.2	5.9	2	7	2	6.7	ns
^t PLZ	UE	1A–11A	2	3.5	4.6	2	5.4	2	5.1	115
^t PHZ	ŌĒ	В	2.5	4.3	6.2	2.5	7.2	2.5	7	ns
^t PLZ		0	2	3.6	5	2	5.8	2	5.5	115

 $\frac{1}{2}$ Measurement point is V_{OL} + 0.3 V.

¶ Measurement point is V_{OL} + 1.5 V.



SCBS227F - JULY 1993 - REVISED JUNE 1999

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD		CC = 5 \ \ \ = 25°C		SN54ABT	E16246	SN74ABTI	E16246	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	9B–11B	9A–11A	By = 12.0	1.5	3.2	4	1.5	5	1.5	4.8	ns
^t PHL	9D-11D	9A-11A	Rχ = 13 Ω	1.5	3.8	4.7	1.5	5.8	1.5	5.6	115
^t PHL	1B–8B	1A–8A	Rχ = 13 Ω	1.5	3.3	4.2	1.5	5	1.5	4.8	ns
^t PLH	0D 44D	04 114	A 11A By - 26 O	1.5	3.1	4	1.5	4.8	1.5	4.6	
^t PHL	9B–11B 9A–11A	Rχ = 26 Ω	1.5	3.5	4.4	1.5	5.2	1.5	4.9	ns	
^t PHL	1B–8B	1A–8A	Rχ = 26 Ω	1.5	3.1	4	1.5	4.6	1.5	4.4	ns
^t PLH	0D 44D	9B–11B 1A–8A	D. 50.0	1.5	3	3.8	1.5	A.7	1.5	4.5	
^t PHL	9B-11B		1A–8A R _X = 56 Ω	1.5	3.3	4.2	1.5	5.1	1.5	4.7	ns
^t PHL	1B–8B	1A–8A	Rχ = 56 Ω	1.5	3	4	1.5	4.6	1.5	4.4	ns
	В	A	Rχ = Open		0.1	0.6	22	2		2	
^t sk(p)	А	В			0.4	0.8	A.	2		2	ns
,	В	A	Rχ = 26 Ω		0.3	0.8		2		2	
	В	A	Rχ = Open		0.3	0.7		1.3		1.3	
^t sk(o)	A	В			0.7	1.1		1.3		1.3	ns
	В	A	Rχ = 26 Ω		0.5	1		1.3		1.3	
_{tt} †	В	А	Rχ = 26 Ω	0.5	0.8	1.5	0.5	1.5	0.5	1.5	ns
t _t ‡	A	В	Rise or fall time 10%–90%	3.5	5.5	7.3	3.5	8.1	3.5	7.9	ns

extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

 $^{\dagger}\,t_{t}$ is measured between 1 V and 2 V of the output waveform.

 \ddagger t_t is measured between 10% and 90% of the output waveform.


extended output characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_1 = 50 \text{ pF}$ (see Figures 1 and 2)

DADAMETED	PARAMETER FROM TO TEST CONDITIONS		LOAD	SN54ABTE16246	SN74ABTE16246	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	LOAD	MIN MAX	MIN MAX	UNIT
	А	В	V _{CC} = constant,	tant, 3 2.5		2.5	
^t sk(temp)	В	А	$\Delta T_A = 20^{\circ}C$	Rχ = 56 Ω	4.5	4	ns
^t sk(load)	В	A	V _{CC} = constant, Temperature = constant	Rχ = 13, 26, or 56 Ω	4.5	4	ns



SCBS227F – JULY 1993 – REVISED JUNE 1999

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Pulse skew, tsk(p), is defined as the difference in propagation delay times tPLH1 and tPHL1 on the same terminal at identical operating conditions.
 - B. Output skew, t_{sk(0)}, is defined as the difference in propagation delay of any two outputs of the same device switching in the same direction (e.g., $|t_{PLH1} - t_{PLH2}|$).
 - C. Temperature skew, $t_{sk(temp)}$, is the output skew of two devices, both having the same value of $V_{CC} \pm 1\%$ and with package temperature differences of 20°C.
 - D. Load skew, $t_{sk(load)}$, is measured with R_X in Figure 2 at 13 Ω for one unit and 56 Ω for the other unit.

Figure 1. Voltage Waveforms for Extended Characteristics



SCBS227F - JULY 1993 - REVISED JUNE 1999



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_t is measured between 1 V and 2 V of the output waveform.
 - F. tt is measured between 10% and 90% of the output waveform.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated