查询SN74CBTLV3383供应商

捷多邦,专业PCB打样工厂,24小时加**SN环华**CBTLV3383 LOW-VOLTAGE 10-BIT FET BUS-EXCHANGE SWITCH

SCDS047D - MARCH 1998 - REVISED NOVEMBER 1999

 Functionally Equivalent to QS3383 and QS3L383 	DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW) BE 1 24 1B1 2 23 1B1 2 23 1A1 3 22 1A2 4 21 1B2 5 20 1B2 5 20 2B1 6 19 2B1 6 19 2B1 7 18 2B2 9 16 3B1 10 15 3B1 10 15 3A1 11 14 3A1 11 14
 5-Ω Switch Connection Between Two Ports 	
 Isolation Under Power-Off Conditions 	
ESD Protection Exceeds 2000 V Per	1A1 [3 22] 5A2
MIL-STD-883, Method 3015; Exceeds 200 V	1A2 4 21 5A1
Using Machine Model (C = 200 pF, R = 0)	1B2 5 20 5B1
Latch-Up Performance Exceeds 250 mA Per	
JESD 17	3 6
Package Options Include Shrink	
Small-Outline (DBQ), Thin Very	2B2 9 16 4B1
Small-Outline (DGV), Small-Outline (DW),	
and Thin Shrink Small-Outline (PW)	
Packages	GND 12 13 BX
description	- BTIDECOM

description

The SN74CBTLV3383 provides ten bits of high-speed bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 10-bit bus switch or a 5-bit bus exchanger, which provides swapping of the A and B pairs of signals. The bus-exchange function is selected when BX is high and BE is low.

The SN74CBTLV3383 is characterized for operation from -40°C to 85°C.

-		T ON ON ON ONE						
	INP	UTS	INPUTS/OUTPUTS					
	BE	вх	1A1–5A1	1A2–5A2				
	L	L	1B1–5B1	1B2–5B2				
	L	Н	1B2–5B2	1B1–5B1				
	Н	Х	Z	Z				

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74CBTLV3383 LOW-VOLTAGE 10-BIT FET BUS-EXCHANGE SWITCH

SCDS047D - MARCH 1998 - REVISED NOVEMBER 1999

logic diagram (positive logic)



simplified schematic, each FET switch





SCDS047D - MARCH 1998 - REVISED NOVEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	0.5 V to 4.6 V 0.5 V to 4.6 V
Continuous channel current	
Input clamp current, I _{IK} (V _{I/O} < 0)	
Package thermal impedance, θ_{JA} (see Note 2):	DBQ package 61°C/W
	DGV package
	DW package 46°C/W
	PW package
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			N MAX	UNIT
VCC	V _{CC} Supply voltage			V
VIH	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		7	V
	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6$	V	2	Ň
VIL	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	· V
	Low-level control input voltage V _{CC} = 2.7 V to 3.6	V	3.0	Ň
T _A Operating free-air temperature			0 85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIC	NS	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 3 V,	I _I = -18 mA				-1.2	V
Ц		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$				±1	μΑ
loff		$V_{CC} = 0,$	VI or VO= 0 to 3.6 V				10	μΑ
ICC		V _{CC} = 3.6 V,	I _O = 0,	$V_I = V_{CC}$ or GND			10	μΑ
∆ICC§	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0				3.5		pF
C _{io(OFF)}		V _O = 3 V or 0,	$BE = V_{CC}$			13.5		pF
		$V_{CC} = 2.3 V,$ TYP at $V_{CC} = 2.5 V$	V ₁ = 0	l _l = 64 mA		5	8	
				lı = 24 mA		5	8	
ron¶			V _I = 1.7 V,	lj = 15 mA		27	40	Ω
on"		V _{CC} = 3 V	V ₁ = 0	lj = 64 mA		5	7	52
				lj = 24 mA		5	7	
			V _I = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), $T_A = 25^{\circ}C$.

§ This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



SN74CBTLV3383 LOW-VOLTAGE 10-BIT FET BUS-EXCHANGE SWITCH

SCDS047D – MARCH 1998 – REVISED NOVEMBER 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd} †	A or B	B or A		0.15		0.25	ns
^t pd	BX	A or B	1.5	5.8	1.5	4.7	ns
ten	BE	A or B	1.5	5.3	1.5	4.7	ns
^t dis	BE	A or B	1	6	1	6	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpZL and tpZH are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .





SN74CBTLV3383 LOW-VOLTAGE 10-BIT FET BUS-EXCHANGE SWITCH

SCDS047D - MARCH 1998 - REVISED NOVEMBER 1999



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated