


# LOW-VOLTAGE 10-BIT FET BUS SWITCH WITH INTERNAL PULLDOWN RESISTORS

SCDS085B – OCTOBER 1998 – REVISED AUGUST 1999

- Enable Signal Is SSTL\_2 Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Designed for Use With 200 Mbit/s Double Data-Rate (DDR) SDRAM Applications
- Switch On-State Resistance Is Designed to Eliminate Series Resistor to DDR SDRAM
- Internal 10-k $\Omega$  Pulldown Resistors to Ground on B Port
- Internal 50-k $\Omega$  Pullup Resistor on Output-Enable Input
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Shrink Small-Outline (DBQ), Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

DBQ, DGV, DW, OR PW PACKAGE  
(TOP VIEW)



## description

This 10-bit FET bus switch is designed for 3-V to 3.6-V  $V_{CC}$  operation and SSTL\_2 output-enable ( $\overline{OE}$ ) input levels.

When  $\overline{OE}$  is low, the 10-bit bus switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, and the high-impedance state exists between the two ports. There are 10-k $\Omega$  pulldown resistors to ground on the B port.

The FET switch on-state resistance is designed to replace the series terminating resistor in the SSTL\_2 data path.

The SN74CBTLV3857 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE


INPUT $\overline{OE}$	FUNCTION
L	A port = B port
H	Disconnect

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SN74CBTLV3857
LOW-VOLTAGE 10-BIT FET BUS SWITCH
WITH INTERNAL PULLDOWN RESISTORS

SCDS085B – OCTOBER 1998 – REVISED AUGUST 1999

logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	−0.5 V to 4.6 V
Input voltage range ( $\overline{OE}$ only), $V_I$ (see Note 1)	−0.5 V to $V_{CC} + 0.5$ V
Input voltage range (except $\overline{OE}$ ), $V_I$ (see Note 1)	−0.5 V to 4.6 V
Continuous channel current	48 mA
Input clamp current, $I_{IK}$ ( $V_{I/O} < 0$ )	−50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	
DBQ package	103°C/W
DGV package	139°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, $T_{stg}$	−65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51.

**SN74CBTLV3857**  
**LOW-VOLTAGE 10-BIT FET BUS SWITCH**  
**WITH INTERNAL PULLDOWN RESISTORS**  
SCDS085B – OCTOBER 1998 – REVISED AUGUST 1999

**recommended operating conditions (see Note 3)**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>REF</sub>	Reference voltage (0.38 × V <sub>CC</sub> )	1.15	1.25	1.35	V
V <sub>IH</sub>	AC high-level control input voltage	V <sub>REF</sub> + 350 mV			V
V <sub>IL</sub>	AC low-level control input voltage	V <sub>REF</sub> – 350 mV			V
V <sub>IH</sub>	DC high-level control input voltage	V <sub>REF</sub> + 180 mV			V
V <sub>IL</sub>	DC low-level control input voltage	V <sub>REF</sub> – 180 mV			V
T <sub>A</sub>	Operating free-air temperature	–40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = –18 mA			–1.2	V
I <sub>I</sub>	$\overline{\text{OE}}$	V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1	mA
	A port					±5	μA
	B port					±1	mA
	V <sub>REF</sub>					±5	μA
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND			25	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3 V or 0			3.5		pF
C <sub>io</sub> (OFF)		V <sub>O</sub> = 3 V or 0,	$\overline{\text{OE}}$ = V <sub>CC</sub>		5		pF
r <sub>on</sub> ‡		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0, I <sub>I</sub> = 24 mA		5	8	Ω
			V <sub>I</sub> = 0.9 V, I <sub>I</sub> = 24 mA		6	11	
			V <sub>I</sub> = 1.25 V, I <sub>I</sub> = 24 mA		7	13	
			V <sub>I</sub> = 1.6 V, I <sub>I</sub> = 24 mA		9	40	
r <sub>off</sub> ‡		V <sub>CC</sub> = 0			1		MΩ
		V <sub>CC</sub> = 3 V to 3.6 V,	V <sub>I</sub> = 1.65 V, $\overline{\text{OE}}$ = V <sub>CC</sub>		1		

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. Resistance is determined by the lower of the voltages of the two (A or B) terminals.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	
t <sub>pd</sub> §	A or B	B or A	0.25		ns
t <sub>en</sub>	$\overline{\text{OE}}$	A or B	1.4	4.2	ns
t <sub>dis</sub>	$\overline{\text{OE}}$	A or B	1.4	4.8	ns

§ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

# SN74CBTLV3857


## LOW-VOLTAGE 10-BIT FET BUS SWITCH

### WITH INTERNAL PULLDOWN RESISTORS



SCDS085B – OCTOBER 1998 – REVISED AUGUST 1999

#### PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V AND } V_{DDQ} = 2.5 \pm 0.2 \text{ V}$$



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$V_{DDQ} \times 2$
$t_{PHZ}/t_{PZH}$	GND



$$^{\dagger} V_{REF} = 0.38 \times V_{CC}$$

$$^{\ddagger} V_{IH} (AC) = V_{REF} + 350 \text{ mV}$$

$$^{\S} V_{IL} (AC) = V_{REF} - 350 \text{ mV}$$

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .

D. The outputs are measured one at a time with one transition per measurement.

E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.