
SCBS680A - MARCH 1997 - REVISED MAY 1997

- Outputs Have Equivalent 25-Ω Series
 Resistors, So No External Resistors Are
 Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- High-Impedance State During Power Up and Power Down
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs


description

These octal transceivers and line drivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

SN54ABTR2245 . . . J PACKAGE SN74ABTR2245 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABTR2245 ... FK PACKAGE (TOP VIEW)



Both the A-port and B-port outputs, which are designed to sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTR2245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTR2245 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INPL	JTS	OPERATION					
OE	DIR						
L	L	B data to A bus					
L	Н	A data to B bus					
н	Χ	Isolation					


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SCBS680A - MARCH 1997 - REVISED MAY 1997

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCBS680A - MARCH 1997 - REVISED MAY 1997

output schematic



All resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see N	Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, VO	
Current into any output in the low state, IO		
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I_{OK} ($V_O < 0$)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2):	DB package	115°C/W
	DGV package	146°C/W
	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SN54ABTR2245, SN74ABTR2245 OCTAL TRANSCEIVERS AND LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS SCBS680A – MARCH 1997 – REVISED MAY 1997

recommended operating conditions (see Note 3)

				SN54ABTR2245		SN74ABTR2245	
					MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage				4.5	5.5	V
VIH	High-level input voltage			3	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			Vcc	0	VCC	V
IOH	High-level output current			-12		-12	mA
lOL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20/	5		5	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SCBS680A - MARCH 1997 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABTR2245		SN74ABTR2245		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
V _{IK}		$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35			3.3		3.35			
Vон		$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	3.85			3.8		3.85		V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$				3		3.1			
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.6					2.6			
VOL		V _{CC} = 4.5 V	I _{OL} = 8 mA			0.65		0.8		0.65	V	
VOL		VCC = 4.5 V	$I_{OL} = 12 \text{ mA}$			0.8				0.8	V	
V _{hys}	_				100						mV	
	Control inputs V _{CC} = 0 to 5.5		= V _{CC} or GND			±1		±1		±1		
l _I	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{I} = V_{CC} \text{ or GND}$	/,			±20		±20		±20	μΑ	
		$\frac{\text{VCC}}{\text{OE}} \ge 2.1 \text{ V to 5.5 V}$	/, V _O = 2.7 V,			10	10			10	μΑ	
I_{OZL}^{\ddagger} $\frac{V_{CC}}{OE} \ge 2.1 \text{ V to 5.5 V, V}$		$V_{0} = 0.5 V_{0}$			-10	5	-10		-10	μΑ		
l _{OZPU} §	$V_{CC} = 0 \text{ to } 2.1 \text{ V}, V_{O} = 0.5 \text{ V}$ $OE = X$		$_{0} = 0.5 \text{ V to } 2.7 \text{ V},$			±50	2008	±50		±50	μΑ	
lozpd [§]	$\frac{V_{CC}}{OE} = 2.1 \text{ V to } 0, V_{O} = 0$		O = 0.5 V to 2.7 V,			±50	Q	±50		±50	μΑ	
l _{off}		$V_{CC} = 0$, $V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$ ± 100				±100	μА					
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ	
IOI		V _{CC} = 5.5 V,	V _O = 2.5 V	-25		-100	-25	-100	-25	-100	mA	
		V _{CC} = 5.5 V,	Outputs high		1	250		250		250	μΑ	
ICC	A or B ports		Outputs low		24	32		32		32	mA	
			Outputs disabled		0.5	250		250		250	μА	
	Data inputs	Oata inputs VCC = 5.5 V, One input at 3.4 V, Other inputs at VCC or GND	Outputs enabled			1.5		1.5		1.5		
∆lcc#			Outputs disabled			0.05		0.05		0.05	mA	
Control inputs		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5		
Ci		V _I = 2.5 V or 0.5 V			3						рF	
C _{io}		V _O = 2.5 V or 0.5 V			6						pF	
*		-										

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] This parameter is characterized but not production tested.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SCBS680A - MARCH 1997 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTR2245		SN74ABTR2245		UNIT
	(INFOT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	1 1
t _{PLH}	A or B	B or A	1	2.5	3.4	1	4	1	3.8	ns
t _{PHL}			1	3.2	4.2	1 (4.6	1	4.5	
^t PZH	ŌĒ	A or B	1.5	3.6	4.9	1.5	6.3	1.5	6.1	ns
t _{PZL}			1.5	3.9	5.3	1.5	6.6	1.5	6.3	
t _{PHZ}	ŌĒ	A or B	1.5	3.6	4.7	7.5	5.5	1.5	5.3	
t _{PLZ}		AUID	1.5	3.3	4.4	1.5	4.9	1.5	4.8	ns

SCBS680A - MARCH 1997 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated